Analysis & Synthesis report for DE2Gen1x1If64
Mon Nov 20 18:16:14 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|rState
 11. State Machine - |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|rState
 12. State Machine - |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rState
 13. State Machine - |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr|rState
 14. State Machine - |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rState
 15. State Machine - |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rArbState
 16. State Machine - |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle
 17. State Machine - |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate
 18. State Machine - |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state
 19. State Machine - |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state
 20. State Machine - |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state
 21. Registers Protected by Synthesis
 22. Registers Removed During Synthesis
 23. Removed Registers Triggering Further Register Optimizations
 24. General Register Statistics
 25. Inverted Register Statistics
 26. Registers Added for RAM Pass-Through Logic
 27. Registers Packed Into Inferred Megafunctions
 28. Multiplexer Restructuring Statistics (Restructuring Performed)
 29. Source assignments for ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component
 30. Source assignments for ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio
 31. Source assignments for PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes
 32. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate
 33. Source assignments for chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated
 34. Source assignments for chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated
 35. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated
 36. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated
 37. Source assignments for riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated
 38. Source assignments for riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated
 39. Source assignments for riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated
 40. Source assignments for riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated
 41. Source assignments for riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_e0h1:auto_generated
 42. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated
 43. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated
 44. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated
 45. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated
 46. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated
 47. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated
 48. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated
 49. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated
 50. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_dam:auto_generated|altsyncram_6i81:altsyncram2
 51. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_9am:auto_generated|altsyncram_3p31:altsyncram4
 52. Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4
 53. Parameter Settings for User Entity Instance: Top-level Entity: |DE2Gen1x1If64
 54. Parameter Settings for User Entity Instance: ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component
 55. Parameter Settings for User Entity Instance: ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb
 56. Parameter Settings for User Entity Instance: ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr
 57. Parameter Settings for User Entity Instance: ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr
 58. Parameter Settings for User Entity Instance: ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr
 59. Parameter Settings for User Entity Instance: ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter
 60. Parameter Settings for User Entity Instance: ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode
 61. Parameter Settings for User Entity Instance: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes
 62. Parameter Settings for User Entity Instance: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component
 63. Parameter Settings for User Entity Instance: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|altpll:pll0
 64. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa
 65. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|translation_altera:trans
 66. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst
 67. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst
 68. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst
 69. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:sop_shiftreg_inst
 70. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:valid_shiftreg_inst
 71. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eop_shiftreg_inst
 72. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eoff_shiftreg_inst
 73. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:soff_shiftreg_inst
 74. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst
 75. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|offset_to_mask:o2m_ef
 76. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:dw_enable
 77. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:dw_pipeline
 78. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:dw_pipeline|reg_pipeline:pipeline_inst
 79. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_DW0_register
 80. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:meta_DW1_register
 81. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_register
 82. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register
 83. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_4DWH_register
 84. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_type_register
 85. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_length_register
 86. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register
 87. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_bit_2_register
 88. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:start_flag_register
 89. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline
 90. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst
 91. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|shiftreg:sop_shiftreg_inst
 92. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst
 93. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_DW0_register
 94. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW1_register
 95. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW2_register
 96. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_type_register
 97. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register
 98. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register
 99. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:start_flag_register
100. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|offset_to_mask:o2m_ef
101. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:dw_enable
102. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:dw_pipeline
103. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:dw_pipeline|reg_pipeline:pipeline_inst
104. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline
105. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst
106. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|shiftreg:sop_shiftreg_inst
107. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst
108. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst
109. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst
110. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst
111. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst
112. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:output_inst
113. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:output_inst|reg_pipeline:pipeline_inst
114. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst
115. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst
116. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst
117. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register
118. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst
119. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register
120. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register|reg_pipeline:pipeline_inst
121. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_to_mask:eof_convert
122. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:em_rotate_inst
123. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_flag_to_one_hot:ef_onehot_inst
124. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:ef_rotate_inst
125. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_
126. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[1].select_rotate_inst_
127. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[0].mux_inst_
128. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[1].mux_inst_
129. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst
130. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst
131. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_
132. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst
133. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_
134. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem
135. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst
136. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_
137. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst
138. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst
139. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_
140. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst
141. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_
142. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem
143. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|shiftreg:shiftreg_wr_delay_inst
144. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_
145. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst
146. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst
147. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg
148. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst
149. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst
150. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst
151. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst
152. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst
153. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem
154. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|shiftreg:shiftreg_wr_delay_inst
155. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:output_pipeline_inst
156. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:output_pipeline_inst|reg_pipeline:pipeline_inst
157. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst
158. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask
159. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask
160. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst
161. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg
162. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst
163. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg
164. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst
165. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg
166. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst
167. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg
168. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst
169. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst
170. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst
171. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_
172. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst
173. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register
174. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst
175. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_
176. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst
177. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register
178. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst
179. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_
180. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_|mux_select:mux_select_inst
181. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_
182. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_|mux_select:mux_select_inst
183. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst
184. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst
185. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst
186. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst
187. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst
188. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst
189. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:output_inst
190. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:output_inst|reg_pipeline:pipeline_inst
191. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst
192. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst
193. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst
194. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register
195. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst
196. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register
197. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register|reg_pipeline:pipeline_inst
198. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_to_mask:eof_convert
199. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:em_rotate_inst
200. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_flag_to_one_hot:ef_onehot_inst
201. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:ef_rotate_inst
202. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_
203. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[1].select_rotate_inst_
204. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[0].mux_inst_
205. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[1].mux_inst_
206. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst
207. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst
208. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_
209. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst
210. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_
211. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem
212. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst
213. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_
214. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst
215. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst
216. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_
217. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst
218. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_
219. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem
220. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|shiftreg:shiftreg_wr_delay_inst
221. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_
222. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst
223. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst
224. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg
225. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst
226. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst
227. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst
228. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst
229. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst
230. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem
231. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|shiftreg:shiftreg_wr_delay_inst
232. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:output_pipeline_inst
233. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:output_pipeline_inst|reg_pipeline:pipeline_inst
234. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst
235. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask
236. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask
237. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst
238. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg
239. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst
240. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg
241. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst
242. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg
243. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst
244. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg
245. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst
246. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst
247. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst
248. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_
249. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst
250. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register
251. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst
252. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_
253. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst
254. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register
255. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst
256. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_
257. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_|mux_select:mux_select_inst
258. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_
259. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_|mux_select:mux_select_inst
260. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst
261. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst
262. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst
263. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txr_capture_inst
264. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txr_capture_inst|reg_pipeline:pipeline_inst
265. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txc_capture_inst
266. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txc_capture_inst|reg_pipeline:pipeline_inst
267. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst
268. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst
269. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst|mux:mux_inst
270. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst|mux:mux_inst|mux_select:mux_select_inst
271. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst
272. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst|reg_pipeline:pipeline_inst
273. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg
274. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst
275. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter
276. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst
277. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst
278. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst
279. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold
280. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst
281. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold
282. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst
283. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst
284. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter
285. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg
286. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue
287. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram
288. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram
289. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam
290. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam
291. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input
292. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam
293. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam
294. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output
295. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst
296. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register
297. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst
298. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:field_demux
299. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:tx_len_ready_demux
300. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:tx_offlast_ready_demux
301. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:rxdone_demux
302. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:txdone_demux
303. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:rx_len_demux
304. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:rx_offlast_demux
305. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtx_addrhi_demux
306. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtx_addrlo_demux
307. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtxlen_demux
308. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrx_addrhi_demux
309. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrx_addrlo_demux
310. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrxlen_demux
311. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register
312. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register|reg_pipeline:pipeline_inst
313. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register
314. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst
315. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr
316. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst
317. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo
318. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem
319. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|shiftreg:shiftreg_wr_delay_inst
320. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux
321. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd
322. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr
323. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel
324. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel
325. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort
326. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo
327. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo
328. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem
329. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare
330. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty
331. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull
332. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo
333. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem
334. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo
335. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem
336. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq
337. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq
338. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader
339. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader
340. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate
341. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort
342. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate
343. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo
344. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem
345. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare
346. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty
347. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull
348. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor
349. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer
350. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo
351. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem
352. Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader
353. Parameter Settings for User Entity Instance: chnl_tester:test_channels[0].chnl_tester_i
354. Parameter Settings for User Entity Instance: LCD_SD:lm
355. Parameter Settings for User Entity Instance: LCD_SD:lm|LCD_Controller:u0
356. Parameter Settings for Inferred Entity Instance: chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0
357. Parameter Settings for Inferred Entity Instance: chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1
358. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0
359. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0
360. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0
361. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0
362. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0
363. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0
364. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0
365. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0
366. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0
367. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0
368. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0
369. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0
370. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0
371. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0
372. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0
373. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0
374. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0
375. Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0
376. altpll Parameter Settings by Entity Instance
377. altsyncram Parameter Settings by Entity Instance
378. altshift_taps Parameter Settings by Entity Instance
379. Port Connectivity Checks: "LCD_SD:lm"
380. Port Connectivity Checks: "chnl_tester:test_channels[0].chnl_tester_i"
381. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo"
382. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader"
383. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo"
384. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo"
385. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo"
386. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|shiftreg:shiftreg_wr_delay_inst"
387. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo"
388. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr"
389. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr"
390. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register"
391. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register"
392. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register"
393. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst"
394. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg"
395. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter"
396. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter"
397. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg"
398. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:output_inst"
399. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst"
400. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register"
401. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_"
402. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register"
403. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_"
404. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"
405. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg"
406. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg"
407. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg"
408. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst"
409. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"
410. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask"
411. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|shiftreg:shiftreg_wr_delay_inst"
412. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg"
413. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_"
414. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_"
415. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst"
416. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[1].select_rotate_inst_"
417. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_"
418. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:output_inst"
419. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst"
420. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|shiftreg:sop_shiftreg_inst"
421. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline"
422. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:dw_pipeline"
423. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:dw_enable"
424. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:start_flag_register"
425. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register"
426. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register"
427. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_type_register"
428. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW2_register"
429. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW1_register"
430. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_DW0_register"
431. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|shiftreg:sop_shiftreg_inst"
432. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline"
433. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:start_flag_register"
434. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_bit_2_register"
435. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register"
436. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_length_register"
437. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_type_register"
438. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_4DWH_register"
439. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_register"
440. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:dw_pipeline"
441. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:dw_enable"
442. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:soff_shiftreg_inst"
443. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eoff_shiftreg_inst"
444. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eop_shiftreg_inst"
445. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:valid_shiftreg_inst"
446. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:sop_shiftreg_inst"
447. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst"
448. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst"
449. Port Connectivity Checks: "riffa_wrapper_de2i:riffa|translation_altera:trans"
450. Port Connectivity Checks: "riffa_wrapper_de2i:riffa"
451. Port Connectivity Checks: "PCIeGen1x1If64:pcie_inst"
452. Port Connectivity Checks: "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst"
453. Post-Synthesis Netlist Statistics for Top Partition
454. Elapsed Time Per Partition
455. Analysis & Synthesis Messages
456. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 20 18:16:13 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; DE2Gen1x1If64                               ;
; Top-level Entity Name              ; DE2Gen1x1If64                               ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 11,670                                      ;
;     Total combinational functions  ; 7,655                                       ;
;     Dedicated logic registers      ; 8,611                                       ;
; Total registers                    ; 8611                                        ;
; Total pins                         ; 47                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 471,047                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 1                                           ;
; Total GXB Receiver Channel PMA     ; 1                                           ;
; Total GXB Transmitter Channel PCS  ; 1                                           ;
; Total GXB Transmitter Channel PMA  ; 1                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; DE2Gen1x1If64      ; DE2Gen1x1If64      ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+-------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                      ; Library ;
+-------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+
; ../hdl/SD_LCD.sv                                ; yes             ; User SystemVerilog HDL File            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/SD_LCD.sv                                                ;         ;
; ../hdl/LCD_Controller.sv                        ; yes             ; User SystemVerilog HDL File            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/LCD_Controller.sv                                        ;         ;
; ../../../../riffa_hdl/reset_extender.v          ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reset_extender.v                                                             ;         ;
; ../../riffa_wrapper_de2i.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/riffa_wrapper_de2i.v                                                       ;         ;
; ../../../../riffa_hdl/txr_engine_classic.v      ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txr_engine_classic.v                                                         ;         ;
; ../../../../riffa_hdl/txc_engine_classic.v      ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txc_engine_classic.v                                                         ;         ;
; ../../../../riffa_hdl/tx_port_writer.v          ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_writer.v                                                             ;         ;
; ../../../../riffa_hdl/tx_port_monitor_64.v      ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_monitor_64.v                                                         ;         ;
; ../../../../riffa_hdl/tx_port_channel_gate_64.v ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v                                                    ;         ;
; ../../../../riffa_hdl/tx_port_buffer_64.v       ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_buffer_64.v                                                          ;         ;
; ../../../../riffa_hdl/tx_port_64.v              ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_64.v                                                                 ;         ;
; ../../../../riffa_hdl/tx_multiplexer_64.v       ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer_64.v                                                          ;         ;
; ../../../../riffa_hdl/tx_multiplexer.v          ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer.v                                                             ;         ;
; ../../../../riffa_hdl/tx_hdr_fifo.v             ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_hdr_fifo.v                                                                ;         ;
; ../../../../riffa_hdl/tx_engine_selector.v      ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_selector.v                                                         ;         ;
; ../../../../riffa_hdl/tx_engine_classic.v       ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v                                                          ;         ;
; ../../../../riffa_hdl/tx_engine.v               ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine.v                                                                  ;         ;
; ../../../../riffa_hdl/tx_data_shift.v           ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_shift.v                                                              ;         ;
; ../../../../riffa_hdl/tx_data_pipeline.v        ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_pipeline.v                                                           ;         ;
; ../../../../riffa_hdl/tx_data_fifo.v            ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_fifo.v                                                               ;         ;
; ../../../../riffa_hdl/tx_alignment_pipeline.v   ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v                                                      ;         ;
; ../../../../riffa_hdl/translation_altera.v      ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/translation_altera.v                                                         ;         ;
; ../../../../riffa_hdl/syncff.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/syncff.v                                                                     ;         ;
; ../../../../riffa_hdl/sync_fifo.v               ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/sync_fifo.v                                                                  ;         ;
; ../../../../riffa_hdl/shiftreg.v                ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/shiftreg.v                                                                   ;         ;
; ../../../../riffa_hdl/sg_list_requester.v       ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/sg_list_requester.v                                                          ;         ;
; ../../../../riffa_hdl/sg_list_reader_64.v       ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/sg_list_reader_64.v                                                          ;         ;
; ../../../../riffa_hdl/scsdpram.v                ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/scsdpram.v                                                                   ;         ;
; ../../../../riffa_hdl/rxr_engine_classic.v      ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_classic.v                                                         ;         ;
; ../../../../riffa_hdl/rxc_engine_classic.v      ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxc_engine_classic.v                                                         ;         ;
; ../../../../riffa_hdl/rx_port_requester_mux.v   ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_requester_mux.v                                                      ;         ;
; ../../../../riffa_hdl/rx_port_reader.v          ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_reader.v                                                             ;         ;
; ../../../../riffa_hdl/rx_port_channel_gate.v    ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_channel_gate.v                                                       ;         ;
; ../../../../riffa_hdl/rx_port_64.v              ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_64.v                                                                 ;         ;
; ../../../../riffa_hdl/rx_engine_classic.v       ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_engine_classic.v                                                          ;         ;
; ../../../../riffa_hdl/rotate.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rotate.v                                                                     ;         ;
; ../../../../riffa_hdl/riffa.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/riffa.v                                                                      ;         ;
; ../../../../riffa_hdl/reset_controller.v        ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reset_controller.v                                                           ;         ;
; ../../../../riffa_hdl/reorder_queue_output.v    ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_output.v                                                       ;         ;
; ../../../../riffa_hdl/reorder_queue_input.v     ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_input.v                                                        ;         ;
; ../../../../riffa_hdl/reorder_queue.v           ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue.v                                                              ;         ;
; ../../../../riffa_hdl/registers.v               ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/registers.v                                                                  ;         ;
; ../../../../riffa_hdl/register.v                ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/register.v                                                                   ;         ;
; ../../../../riffa_hdl/recv_credit_flow_ctrl.v   ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v                                                      ;         ;
; ../../../../riffa_hdl/ram_2clk_1w_1r.v          ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v                                                             ;         ;
; ../../../../riffa_hdl/ram_1clk_1w_1r.v          ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v                                                             ;         ;
; ../../../../riffa_hdl/pipeline.v                ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v                                                                   ;         ;
; ../../../../riffa_hdl/one_hot_mux.v             ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/one_hot_mux.v                                                                ;         ;
; ../../../../riffa_hdl/offset_to_mask.v          ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/offset_to_mask.v                                                             ;         ;
; ../../../../riffa_hdl/offset_flag_to_one_hot.v  ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v                                                     ;         ;
; ../../../../riffa_hdl/mux.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/mux.v                                                                        ;         ;
; ../../../../riffa_hdl/interrupt_controller.v    ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/interrupt_controller.v                                                       ;         ;
; ../../../../riffa_hdl/interrupt.v               ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/interrupt.v                                                                  ;         ;
; ../../../../riffa_hdl/fifo_packer_64.v          ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/fifo_packer_64.v                                                             ;         ;
; ../../../../riffa_hdl/fifo.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/fifo.v                                                                       ;         ;
; ../../../../riffa_hdl/ff.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/ff.v                                                                         ;         ;
; ../../../../riffa_hdl/engine_layer.v            ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/engine_layer.v                                                               ;         ;
; ../../../../riffa_hdl/demux.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/demux.v                                                                      ;         ;
; ../../../../riffa_hdl/cross_domain_signal.v     ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/cross_domain_signal.v                                                        ;         ;
; ../../../../riffa_hdl/counter.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/counter.v                                                                    ;         ;
; ../../../../riffa_hdl/chnl_tester.v             ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/chnl_tester.v                                                                ;         ;
; ../../../../riffa_hdl/channel_64.v              ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/channel_64.v                                                                 ;         ;
; ../../../../riffa_hdl/channel.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/channel.v                                                                    ;         ;
; ../../../../riffa_hdl/async_fifo_fwft.v         ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo_fwft.v                                                            ;         ;
; ../../../../riffa_hdl/async_fifo.v              ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo.v                                                                 ;         ;
; ../hdl/DE2Gen1x1If64.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v                                          ;         ;
; ../ip/ALTGXPCIeGen1x1.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v                                         ;         ;
; ../ip/PCIeGen1x1If64.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.v                                          ;         ;
; ../ip/PCIeGen1x1If64_core.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_core.v                                     ;         ;
; ../ip/ALTPLL50I50O125O250O.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTPLL50I50O125O250O.v                                    ;         ;
; trellis.vh                                      ; yes             ; Auto-Found Unspecified File            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/trellis.vh                                                                   ;         ;
; types.vh                                        ; yes             ; Auto-Found Unspecified File            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/types.vh                                                                     ;         ;
; widths.vh                                       ; yes             ; Auto-Found Unspecified File            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/widths.vh                                                                    ;         ;
; functions.vh                                    ; yes             ; Auto-Found Unspecified File            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/functions.vh                                                                 ;         ;
; tlp.vh                                          ; yes             ; Auto-Found Unspecified File            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tlp.vh                                                                       ;         ;
; riffa.vh                                        ; yes             ; Auto-Found Unspecified File            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/riffa.vh                                                                     ;         ;
; altera.vh                                       ; yes             ; Auto-Found Unspecified File            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/altera.vh                                                                    ;         ;
; ultrascale.vh                                   ; yes             ; Auto-Found Unspecified File            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/ultrascale.vh                                                                ;         ;
; schedules.vh                                    ; yes             ; Auto-Found Unspecified File            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/schedules.vh                                                                 ;         ;
; altpll.tdf                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                                                 ;         ;
; aglobal170.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                                             ;         ;
; stratix_pll.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                                            ;         ;
; stratixii_pll.inc                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                          ;         ;
; cycloneii_pll.inc                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                          ;         ;
; db/altpll50i50o125o250o_altpll.v                ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll50i50o125o250o_altpll.v                         ;         ;
; alt_cal_c3gxb.v                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_cal_c3gxb.v                                                            ;         ;
; lpm_compare.tdf                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf                                                            ;         ;
; comptree.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/comptree.inc                                                               ;         ;
; altshift.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift.inc                                                               ;         ;
; db/cmpr_87e.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_87e.tdf                                          ;         ;
; db/cmpr_kae.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_kae.tdf                                          ;         ;
; db/cmpr_usd.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_usd.tdf                                          ;         ;
; lpm_counter.tdf                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                            ;         ;
; lpm_constant.inc                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                                           ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                                             ;         ;
; lpm_add_sub.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                            ;         ;
; cmpconst.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cmpconst.inc                                                               ;         ;
; lpm_compare.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                                            ;         ;
; lpm_counter.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                                            ;         ;
; dffeea.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffeea.inc                                                                 ;         ;
; alt_counter_stratix.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                    ;         ;
; db/cntr_29h.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cntr_29h.tdf                                          ;         ;
; lpm_decode.tdf                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                             ;         ;
; declut.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/declut.inc                                                                 ;         ;
; db/decode_8ff.tdf                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/decode_8ff.tdf                                        ;         ;
; pciegen1x1if64_serdes.v                         ; yes             ; Auto-Found Wizard-Generated File       ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v                                   ;         ;
; db/altpll_nn81.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll_nn81.tdf                                       ;         ;
; altpcie_rs_serdes.v                             ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v   ;         ;
; altpcie_hip_pipen1b.v                           ; yes             ; Encrypted Auto-Found Verilog HDL File  ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                                             ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                      ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                              ;         ;
; altrom.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                                                 ;         ;
; altram.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                                                 ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                                               ;         ;
; db/altsyncram_44d1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf                                   ;         ;
; db/altsyncram_u0h1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_u0h1.tdf                                   ;         ;
; db/altsyncram_40h1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_40h1.tdf                                   ;         ;
; db/altsyncram_e9h1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_e9h1.tdf                                   ;         ;
; db/altsyncram_69h1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_69h1.tdf                                   ;         ;
; db/altsyncram_83h1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_83h1.tdf                                   ;         ;
; db/altsyncram_e0h1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_e0h1.tdf                                   ;         ;
; db/altsyncram_atg1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_atg1.tdf                                   ;         ;
; db/altsyncram_etg1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_etg1.tdf                                   ;         ;
; db/altsyncram_k9h1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_k9h1.tdf                                   ;         ;
; db/altsyncram_04h1.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_04h1.tdf                                   ;         ;
; altshift_taps.tdf                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                          ;         ;
; db/shift_taps_dam.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/shift_taps_dam.tdf                                    ;         ;
; db/altsyncram_6i81.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_6i81.tdf                                   ;         ;
; db/cntr_0tf.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cntr_0tf.tdf                                          ;         ;
; db/cmpr_ikc.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_ikc.tdf                                          ;         ;
; db/shift_taps_9am.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/shift_taps_9am.tdf                                    ;         ;
; db/altsyncram_3p31.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_3p31.tdf                                   ;         ;
; db/add_sub_s7e.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/add_sub_s7e.tdf                                       ;         ;
; db/shift_taps_1am.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/shift_taps_1am.tdf                                    ;         ;
; db/altsyncram_jo31.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_jo31.tdf                                   ;         ;
+-------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                           ;
+--------------------------+------------------------------------------------------------------------------------------------------------+
; Resource                 ; Usage                                                                                                      ;
+--------------------------+------------------------------------------------------------------------------------------------------------+
; I/O pins                 ; 47                                                                                                         ;
; Total memory bits        ; 471047                                                                                                     ;
;                          ;                                                                                                            ;
; DSP block 9-bit elements ; 0                                                                                                          ;
;                          ;                                                                                                            ;
; Total PLLs               ; 2                                                                                                          ;
;     -- PLLs              ; 2                                                                                                          ;
;                          ;                                                                                                            ;
; Maximum fan-out node     ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|dprioout ;
; Maximum fan-out          ; 9290                                                                                                       ;
; Total fan-out            ; 61745                                                                                                      ;
; Average fan-out          ; 3.59                                                                                                       ;
+--------------------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; Compilation Hierarchy Node                                                                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                             ; Library Name ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
; |DE2Gen1x1If64                                                                                    ; 7655 (13)           ; 8611 (8)                  ; 471047      ; 0            ; 0       ; 0         ; 0         ; 47   ; 0            ; |DE2Gen1x1If64                                                                                                                                                                                                                                                                                                                                    ; DE2Gen1x1If64                           ; work         ;
;    |ALTGXPCIeGen1x1:altgx_inst|                                                                   ; 256 (0)             ; 196 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst                                                                                                                                                                                                                                                                                                         ; ALTGXPCIeGen1x1                         ; work         ;
;       |ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component| ; 256 (2)             ; 196 (12)                  ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component                                                                                                                                                                                                               ; ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801 ; work         ;
;          |ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|                                                    ; 136 (128)           ; 108 (102)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio                                                                                                                                                                           ; ALTGXPCIeGen1x1_alt_dprio_v5k           ; work         ;
;             |lpm_compare:pre_amble_cmpr|                                                          ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr                                                                                                                                                ; lpm_compare                             ; work         ;
;                |cmpr_87e:auto_generated|                                                          ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_87e:auto_generated                                                                                                                        ; cmpr_87e                                ; work         ;
;             |lpm_counter:state_mc_counter|                                                        ; 6 (0)               ; 6 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter                                                                                                                                              ; lpm_counter                             ; work         ;
;                |cntr_29h:auto_generated|                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated                                                                                                                      ; cntr_29h                                ; work         ;
;          |alt_cal_c3gxb:calibration_c3gxb|                                                        ; 118 (118)           ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb                                                                                                                                                                               ; alt_cal_c3gxb                           ; work         ;
;    |ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|                                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst                                                                                                                                                                                                                                                                                     ; ALTPLL50I50O125O250O                    ; work         ;
;       |altpll:altpll_component|                                                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component                                                                                                                                                                                                                                                             ; altpll                                  ; work         ;
;          |ALTPLL50I50O125O250O_altpll:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated                                                                                                                                                                                                                  ; ALTPLL50I50O125O250O_altpll             ; work         ;
;    |LCD_SD:lm|                                                                                    ; 87 (67)             ; 37 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|LCD_SD:lm                                                                                                                                                                                                                                                                                                                          ; LCD_SD                                  ; work         ;
;       |LCD_Controller:u0|                                                                         ; 20 (20)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|LCD_SD:lm|LCD_Controller:u0                                                                                                                                                                                                                                                                                                        ; LCD_Controller                          ; work         ;
;    |PCIeGen1x1If64:pcie_inst|                                                                     ; 112 (0)             ; 95 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst                                                                                                                                                                                                                                                                                                           ; PCIeGen1x1If64                          ; work         ;
;       |PCIeGen1x1If64_core:wrapper|                                                               ; 36 (0)              ; 38 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper                                                                                                                                                                                                                                                                               ; PCIeGen1x1If64_core                     ; work         ;
;          |altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|                                           ; 36 (0)              ; 38 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                                                                                                                                                                                                  ; altpcie_hip_pipen1b                     ; work         ;
;             |altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|                                        ; 36 (36)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst                                                                                                                                                                                     ; altpcie_tl_cfg_pipe                     ; work         ;
;       |PCIeGen1x1If64_serdes:serdes|                                                              ; 3 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes                                                                                                                                                                                                                                                                              ; PCIeGen1x1If64_serdes                   ; work         ;
;          |PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|    ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component                                                                                                                                                                                          ; PCIeGen1x1If64_serdes_alt_c3gxb_mmf8    ; work         ;
;             |altpll:pll0|                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|altpll:pll0                                                                                                                                                                              ; altpll                                  ; work         ;
;                |altpll_nn81:auto_generated|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|altpll:pll0|altpll_nn81:auto_generated                                                                                                                                                   ; altpll_nn81                             ; work         ;
;       |altpcie_rs_serdes:rs_serdes|                                                               ; 73 (73)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes                                                                                                                                                                                                                                                                               ; altpcie_rs_serdes                       ; work         ;
;    |chnl_tester:test_channels[0].chnl_tester_i|                                                   ; 181 (181)           ; 274 (274)                 ; 4672        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i                                                                                                                                                                                                                                                                                         ; chnl_tester                             ; work         ;
;       |altsyncram:datos_rtl_0|                                                                    ; 0 (0)               ; 0 (0)                     ; 576         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0                                                                                                                                                                                                                                                                  ; altsyncram                              ; work         ;
;          |altsyncram_44d1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 576         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_44d1                         ; work         ;
;       |altsyncram:datos_rtl_1|                                                                    ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1                                                                                                                                                                                                                                                                  ; altsyncram                              ; work         ;
;          |altsyncram_u0h1:auto_generated|                                                         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_u0h1                         ; work         ;
;    |riffa_wrapper_de2i:riffa|                                                                     ; 7006 (0)            ; 8001 (0)                  ; 466375      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa                                                                                                                                                                                                                                                                                                           ; riffa_wrapper_de2i                      ; work         ;
;       |engine_layer:engine_layer_inst|                                                            ; 1354 (0)            ; 2814 (0)                  ; 104288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst                                                                                                                                                                                                                                                                            ; engine_layer                            ; work         ;
;          |rx_engine_classic:rx_engine_classic_inst|                                               ; 77 (1)              ; 351 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst                                                                                                                                                                                                                                   ; rx_engine_classic                       ; work         ;
;             |rxc_engine_classic:rxc_engine_inst|                                                  ; 10 (7)              ; 67 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst                                                                                                                                                                                                ; rxc_engine_classic                      ; work         ;
;                |pipeline:output_pipeline|                                                         ; 0 (0)               ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline                                                                                                                                                                       ; pipeline                                ; work         ;
;                   |reg_pipeline:pipeline_inst|                                                    ; 0 (0)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst                                                                                                                                            ; reg_pipeline                            ; work         ;
;                |register:dw_enable|                                                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:dw_enable                                                                                                                                                                             ; register                                ; work         ;
;                |register:meta_DW1_register|                                                       ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW1_register                                                                                                                                                                     ; register                                ; work         ;
;                |register:meta_DW2_register|                                                       ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW2_register                                                                                                                                                                     ; register                                ; work         ;
;                |register:metadata_DW0_register|                                                   ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_DW0_register                                                                                                                                                                 ; register                                ; work         ;
;                |register:metadata_address_register|                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register                                                                                                                                                             ; register                                ; work         ;
;                |register:metadata_length_register|                                                ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register                                                                                                                                                              ; register                                ; work         ;
;                |register:start_flag_register|                                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:start_flag_register                                                                                                                                                                   ; register                                ; work         ;
;                |shiftreg:sop_shiftreg_inst|                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|shiftreg:sop_shiftreg_inst                                                                                                                                                                     ; shiftreg                                ; work         ;
;             |rxr_engine_classic:rxr_engine_inst|                                                  ; 66 (20)             ; 103 (1)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst                                                                                                                                                                                                ; rxr_engine_classic                      ; work         ;
;                |pipeline:output_pipeline|                                                         ; 0 (0)               ; 46 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline                                                                                                                                                                       ; pipeline                                ; work         ;
;                   |reg_pipeline:pipeline_inst|                                                    ; 0 (0)               ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst                                                                                                                                            ; reg_pipeline                            ; work         ;
;                |register:addr_DW0_bit_2_register|                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register                                                                                                                                                               ; register                                ; work         ;
;                |register:addr_DW0_register|                                                       ; 0 (0)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_register                                                                                                                                                                     ; register                                ; work         ;
;                |register:addr_DW1_bit_2_register|                                                 ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_bit_2_register                                                                                                                                                               ; register                                ; work         ;
;                |register:addr_DW1_register|                                                       ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register                                                                                                                                                                     ; register                                ; work         ;
;                |register:meta_DW1_register|                                                       ; 25 (25)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:meta_DW1_register                                                                                                                                                                     ; register                                ; work         ;
;                |register:metadata_4DWH_register|                                                  ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_4DWH_register                                                                                                                                                                ; register                                ; work         ;
;                |register:metadata_DW0_register|                                                   ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_DW0_register                                                                                                                                                                 ; register                                ; work         ;
;                |shiftreg:sop_shiftreg_inst|                                                       ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|shiftreg:sop_shiftreg_inst                                                                                                                                                                     ; shiftreg                                ; work         ;
;             |shiftreg:data_shiftreg_inst|                                                         ; 0 (0)               ; 177 (177)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst                                                                                                                                                                                                       ; shiftreg                                ; work         ;
;             |shiftreg:eop_shiftreg_inst|                                                          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eop_shiftreg_inst                                                                                                                                                                                                        ; shiftreg                                ; work         ;
;             |shiftreg:valid_shiftreg_inst|                                                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:valid_shiftreg_inst                                                                                                                                                                                                      ; shiftreg                                ; work         ;
;          |tx_engine_classic:tx_engine_classic_inst|                                               ; 1277 (2)            ; 2463 (8)                  ; 104288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst                                                                                                                                                                                                                                   ; tx_engine_classic                       ; work         ;
;             |pipeline:output_reg_inst|                                                            ; 2 (0)               ; 67 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst                                                                                                                                                                                                          ; pipeline                                ; work         ;
;                |reg_pipeline:pipeline_inst|                                                       ; 2 (2)               ; 67 (67)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst                                                                                                                                                                               ; reg_pipeline                            ; work         ;
;             |reset_controller:rc_inst|                                                            ; 23 (12)             ; 8 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst                                                                                                                                                                                                          ; reset_controller                        ; work         ;
;                |counter:rst_counter|                                                              ; 11 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter                                                                                                                                                                                      ; counter                                 ; work         ;
;             |shiftreg:rst_shiftreg|                                                               ; 6 (6)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg                                                                                                                                                                                                             ; shiftreg                                ; work         ;
;             |tx_mux:tx_mux_inst|                                                                  ; 84 (0)              ; 74 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst                                                                                                                                                                                                                ; tx_mux                                  ; work         ;
;                |pipeline:tx_output_inst|                                                          ; 2 (0)               ; 67 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst                                                                                                                                                                                        ; pipeline                                ; work         ;
;                   |reg_pipeline:pipeline_inst|                                                    ; 2 (2)               ; 67 (67)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst|reg_pipeline:pipeline_inst                                                                                                                                                             ; reg_pipeline                            ; work         ;
;                |tx_arbiter:tx_arbiter_inst|                                                       ; 16 (16)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst                                                                                                                                                                                     ; tx_arbiter                              ; work         ;
;                |tx_phi:tx_phi_inst|                                                               ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst                                                                                                                                                                                             ; tx_phi                                  ; work         ;
;                   |mux:mux_inst|                                                                  ; 66 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst|mux:mux_inst                                                                                                                                                                                ; mux                                     ; work         ;
;                      |mux_select:mux_select_inst|                                                 ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst|mux:mux_inst|mux_select:mux_select_inst                                                                                                                                                     ; mux_select                              ; work         ;
;             |txc_engine_classic:txc_engine_inst|                                                  ; 431 (0)             ; 832 (0)                   ; 34768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst                                                                                                                                                                                                ; txc_engine_classic                      ; work         ;
;                |tx_engine:txc_engine_inst|                                                        ; 429 (0)             ; 781 (0)                   ; 34768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst                                                                                                                                                                      ; tx_engine                               ; work         ;
;                   |tx_alignment_pipeline:tx_alignment_inst|                                       ; 149 (45)            ; 311 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst                                                                                                                              ; tx_alignment_pipeline                   ; work         ;
;                      |counter:pktctr_inst|                                                        ; 16 (16)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst                                                                                                          ; counter                                 ; work         ;
;                      |counter:satctr_inst|                                                        ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst                                                                                                          ; counter                                 ; work         ;
;                      |mux:gen_packet_format_multiplexers[0].dw_mux_|                              ; 22 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_                                                                                ; mux                                     ; work         ;
;                         |mux_select:mux_select_inst|                                              ; 22 (22)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_|mux_select:mux_select_inst                                                     ; mux_select                              ; work         ;
;                      |mux:gen_packet_format_multiplexers[1].dw_mux_|                              ; 32 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_                                                                                ; mux                                     ; work         ;
;                         |mux_select:mux_select_inst|                                              ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_|mux_select:mux_select_inst                                                     ; mux_select                              ; work         ;
;                      |pipeline:compute_reg|                                                       ; 4 (0)               ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg                                                                                                         ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 4 (4)               ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst                                                                              ; reg_pipeline                            ; work         ;
;                      |pipeline:gen_data_input_regs[0].data_register_|                             ; 2 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_                                                                               ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst                                                    ; reg_pipeline                            ; work         ;
;                      |pipeline:gen_data_input_regs[0].packet_valid_register|                      ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register                                                                        ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst                                             ; reg_pipeline                            ; work         ;
;                      |pipeline:gen_data_input_regs[1].data_register_|                             ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_                                                                               ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst                                                    ; reg_pipeline                            ; work         ;
;                      |pipeline:gen_data_input_regs[1].packet_valid_register|                      ; 1 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register                                                                        ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst                                             ; reg_pipeline                            ; work         ;
;                      |pipeline:hdr_input_reg|                                                     ; 1 (0)               ; 62 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg                                                                                                       ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 1 (1)               ; 62 (62)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst                                                                            ; reg_pipeline                            ; work         ;
;                      |pipeline:output_register_inst|                                              ; 14 (0)              ; 67 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst                                                                                                ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 14 (14)             ; 67 (67)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst                                                                     ; reg_pipeline                            ; work         ;
;                      |pipeline:ready_reg|                                                         ; 2 (0)               ; 56 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg                                                                                                           ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 2 (2)               ; 56 (56)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst                                                                                ; reg_pipeline                            ; work         ;
;                      |pipeline:select_reg|                                                        ; 2 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg                                                                                                          ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 2 (2)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst                                                                               ; reg_pipeline                            ; work         ;
;                      |rotate:rot_inst|                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst                                                                                                              ; rotate                                  ; work         ;
;                   |tx_data_pipeline:tx_data_pipeline_inst|                                        ; 167 (0)             ; 265 (0)                   ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst                                                                                                                               ; tx_data_pipeline                        ; work         ;
;                      |tx_data_fifo:txdf_inst|                                                     ; 165 (0)             ; 232 (0)                   ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst                                                                                                        ; tx_data_fifo                            ; work         ;
;                         |counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|                           ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst                                                          ; counter_v2                              ; work         ;
;                         |fifo:gen_regs_fifos[0].fifo_inst_|                                       ; 114 (74)            ; 134 (47)                  ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_                                                                      ; fifo                                    ; work         ;
;                            |scsdpram:mem|                                                         ; 40 (40)             ; 87 (87)                   ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem                                                         ; scsdpram                                ; work         ;
;                               |altsyncram:rMemory_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                ; altsyncram                              ; work         ;
;                                  |altsyncram_69h1:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated ; altsyncram_69h1                         ; work         ;
;                         |fifo:gen_regs_fifos[1].fifo_inst_|                                       ; 33 (33)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_                                                                      ; fifo                                    ; work         ;
;                         |pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|                          ; 2 (0)               ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_                                                         ; pipeline                                ; work         ;
;                            |reg_pipeline:pipeline_inst|                                           ; 2 (2)               ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                              ; reg_pipeline                            ; work         ;
;                         |pipeline:gen_regs_fifos[0].input_pipeline_inst_|                         ; 2 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_                                                        ; pipeline                                ; work         ;
;                            |reg_pipeline:pipeline_inst|                                           ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst                             ; reg_pipeline                            ; work         ;
;                         |pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|                          ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_                                                         ; pipeline                                ; work         ;
;                            |reg_pipeline:pipeline_inst|                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                              ; reg_pipeline                            ; work         ;
;                         |pipeline:packet_valid_reg|                                               ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg                                                                              ; pipeline                                ; work         ;
;                            |reg_pipeline:pipeline_inst|                                           ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst                                                   ; reg_pipeline                            ; work         ;
;                      |tx_data_shift:tx_shift_inst|                                                ; 2 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst                                                                                                   ; tx_data_shift                           ; work         ;
;                         |pipeline:input_register|                                                 ; 2 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register                                                                           ; pipeline                                ; work         ;
;                            |reg_pipeline:pipeline_inst|                                           ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst                                                ; reg_pipeline                            ; work         ;
;                   |tx_hdr_fifo:txhf_inst|                                                         ; 113 (0)             ; 205 (0)                   ; 976         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst                                                                                                                                                ; tx_hdr_fifo                             ; work         ;
;                      |fifo:fifo_inst|                                                             ; 109 (42)            ; 154 (23)                  ; 976         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst                                                                                                                                 ; fifo                                    ; work         ;
;                         |scsdpram:mem|                                                            ; 67 (67)             ; 131 (131)                 ; 976         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem                                                                                                                    ; scsdpram                                ; work         ;
;                            |altsyncram:rMemory_rtl_0|                                             ; 0 (0)               ; 0 (0)                     ; 976         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                                           ; altsyncram                              ; work         ;
;                               |altsyncram_e0h1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 976         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_e0h1:auto_generated                                                            ; altsyncram_e0h1                         ; work         ;
;                      |pipeline:input_pipeline_inst|                                               ; 4 (0)               ; 51 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst                                                                                                                   ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 4 (4)               ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst                                                                                        ; reg_pipeline                            ; work         ;
;                |txc_formatter_classic:txc_formatter_inst|                                         ; 2 (0)               ; 51 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst                                                                                                                                                       ; txc_formatter_classic                   ; work         ;
;                   |pipeline:input_inst|                                                           ; 2 (0)               ; 51 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst                                                                                                                                   ; pipeline                                ; work         ;
;                      |reg_pipeline:pipeline_inst|                                                 ; 2 (2)               ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst                                                                                                        ; reg_pipeline                            ; work         ;
;             |txr_engine_classic:txr_engine_inst|                                                  ; 729 (0)             ; 1467 (0)                  ; 69520       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst                                                                                                                                                                                                ; txr_engine_classic                      ; work         ;
;                |tx_engine:txr_engine_inst|                                                        ; 651 (0)             ; 1374 (0)                  ; 69520       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst                                                                                                                                                                      ; tx_engine                               ; work         ;
;                   |tx_alignment_pipeline:tx_alignment_inst|                                       ; 201 (51)            ; 513 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst                                                                                                                              ; tx_alignment_pipeline                   ; work         ;
;                      |counter:pktctr_inst|                                                        ; 16 (16)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst                                                                                                          ; counter                                 ; work         ;
;                      |counter:satctr_inst|                                                        ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst                                                                                                          ; counter                                 ; work         ;
;                      |mux:gen_packet_format_multiplexers[0].dw_mux_|                              ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_                                                                                ; mux                                     ; work         ;
;                         |mux_select:mux_select_inst|                                              ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_|mux_select:mux_select_inst                                                     ; mux_select                              ; work         ;
;                      |mux:gen_packet_format_multiplexers[1].dw_mux_|                              ; 52 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_                                                                                ; mux                                     ; work         ;
;                         |mux_select:mux_select_inst|                                              ; 52 (52)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_|mux_select:mux_select_inst                                                     ; mux_select                              ; work         ;
;                      |pipeline:compute_reg|                                                       ; 4 (0)               ; 124 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg                                                                                                         ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 4 (4)               ; 124 (124)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst                                                                              ; reg_pipeline                            ; work         ;
;                      |pipeline:gen_data_input_regs[0].data_register_|                             ; 2 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_                                                                               ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst                                                    ; reg_pipeline                            ; work         ;
;                      |pipeline:gen_data_input_regs[0].packet_valid_register|                      ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register                                                                        ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst                                             ; reg_pipeline                            ; work         ;
;                      |pipeline:gen_data_input_regs[1].data_register_|                             ; 2 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_                                                                               ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst                                                    ; reg_pipeline                            ; work         ;
;                      |pipeline:gen_data_input_regs[1].packet_valid_register|                      ; 2 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register                                                                        ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst                                             ; reg_pipeline                            ; work         ;
;                      |pipeline:hdr_input_reg|                                                     ; 2 (0)               ; 122 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg                                                                                                       ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 2 (2)               ; 122 (122)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst                                                                            ; reg_pipeline                            ; work         ;
;                      |pipeline:output_register_inst|                                              ; 30 (0)              ; 67 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst                                                                                                ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 30 (30)             ; 67 (67)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst                                                                     ; reg_pipeline                            ; work         ;
;                      |pipeline:ready_reg|                                                         ; 3 (0)               ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg                                                                                                           ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 3 (3)               ; 106 (106)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst                                                                                ; reg_pipeline                            ; work         ;
;                      |pipeline:select_reg|                                                        ; 2 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg                                                                                                          ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 2 (2)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst                                                                               ; reg_pipeline                            ; work         ;
;                      |rotate:rot_inst|                                                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst                                                                                                              ; rotate                                  ; work         ;
;                   |tx_data_pipeline:tx_data_pipeline_inst|                                        ; 266 (0)             ; 482 (0)                   ; 67584       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst                                                                                                                               ; tx_data_pipeline                        ; work         ;
;                      |tx_data_fifo:txdf_inst|                                                     ; 261 (0)             ; 415 (0)                   ; 67584       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst                                                                                                        ; tx_data_fifo                            ; work         ;
;                         |counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|                           ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst                                                          ; counter_v2                              ; work         ;
;                         |counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|                           ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst                                                          ; counter_v2                              ; work         ;
;                         |fifo:gen_regs_fifos[0].fifo_inst_|                                       ; 115 (75)            ; 134 (47)                  ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_                                                                      ; fifo                                    ; work         ;
;                            |scsdpram:mem|                                                         ; 40 (40)             ; 87 (87)                   ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem                                                         ; scsdpram                                ; work         ;
;                               |altsyncram:rMemory_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                ; altsyncram                              ; work         ;
;                                  |altsyncram_69h1:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated ; altsyncram_69h1                         ; work         ;
;                         |fifo:gen_regs_fifos[1].fifo_inst_|                                       ; 115 (75)            ; 134 (47)                  ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_                                                                      ; fifo                                    ; work         ;
;                            |scsdpram:mem|                                                         ; 40 (40)             ; 87 (87)                   ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem                                                         ; scsdpram                                ; work         ;
;                               |altsyncram:rMemory_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0                                ; altsyncram                              ; work         ;
;                                  |altsyncram_69h1:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 33792       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated ; altsyncram_69h1                         ; work         ;
;                         |pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|                          ; 2 (0)               ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_                                                         ; pipeline                                ; work         ;
;                            |reg_pipeline:pipeline_inst|                                           ; 2 (2)               ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                              ; reg_pipeline                            ; work         ;
;                         |pipeline:gen_regs_fifos[0].input_pipeline_inst_|                         ; 2 (0)               ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_                                                        ; pipeline                                ; work         ;
;                            |reg_pipeline:pipeline_inst|                                           ; 2 (2)               ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst                             ; reg_pipeline                            ; work         ;
;                         |pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|                          ; 2 (0)               ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_                                                         ; pipeline                                ; work         ;
;                            |reg_pipeline:pipeline_inst|                                           ; 2 (2)               ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst                              ; reg_pipeline                            ; work         ;
;                         |pipeline:gen_regs_fifos[1].input_pipeline_inst_|                         ; 2 (0)               ; 34 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_                                                        ; pipeline                                ; work         ;
;                            |reg_pipeline:pipeline_inst|                                           ; 2 (2)               ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst                             ; reg_pipeline                            ; work         ;
;                         |pipeline:packet_valid_reg|                                               ; 5 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg                                                                              ; pipeline                                ; work         ;
;                            |reg_pipeline:pipeline_inst|                                           ; 5 (5)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst                                                   ; reg_pipeline                            ; work         ;
;                      |tx_data_shift:tx_shift_inst|                                                ; 5 (0)               ; 67 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst                                                                                                   ; tx_data_shift                           ; work         ;
;                         |offset_flag_to_one_hot:ef_onehot_inst|                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_flag_to_one_hot:ef_onehot_inst                                                             ; offset_flag_to_one_hot                  ; work         ;
;                         |pipeline:input_register|                                                 ; 3 (0)               ; 67 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register                                                                           ; pipeline                                ; work         ;
;                            |reg_pipeline:pipeline_inst|                                           ; 3 (3)               ; 67 (67)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst                                                ; reg_pipeline                            ; work         ;
;                   |tx_hdr_fifo:txhf_inst|                                                         ; 184 (0)             ; 379 (0)                   ; 1936        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst                                                                                                                                                ; tx_hdr_fifo                             ; work         ;
;                      |fifo:fifo_inst|                                                             ; 168 (42)            ; 271 (23)                  ; 1936        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst                                                                                                                                 ; fifo                                    ; work         ;
;                         |scsdpram:mem|                                                            ; 126 (126)           ; 248 (248)                 ; 1936        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem                                                                                                                    ; scsdpram                                ; work         ;
;                            |altsyncram:rMemory_rtl_0|                                             ; 0 (0)               ; 0 (0)                     ; 1936        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0                                                                                           ; altsyncram                              ; work         ;
;                               |altsyncram_83h1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 1936        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated                                                            ; altsyncram_83h1                         ; work         ;
;                      |pipeline:input_pipeline_inst|                                               ; 16 (0)              ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst                                                                                                                   ; pipeline                                ; work         ;
;                         |reg_pipeline:pipeline_inst|                                              ; 16 (16)             ; 108 (108)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst                                                                                        ; reg_pipeline                            ; work         ;
;                |txr_formatter_classic:txr_formatter_inst|                                         ; 78 (76)             ; 93 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst                                                                                                                                                       ; txr_formatter_classic                   ; work         ;
;                   |pipeline:input_inst|                                                           ; 2 (0)               ; 93 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst                                                                                                                                   ; pipeline                                ; work         ;
;                      |reg_pipeline:pipeline_inst|                                                 ; 2 (2)               ; 93 (93)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst                                                                                                        ; reg_pipeline                            ; work         ;
;       |riffa:riffa_inst|                                                                          ; 5644 (13)           ; 5132 (0)                  ; 362087      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst                                                                                                                                                                                                                                                                                          ; riffa                                   ; work         ;
;          |channel:channels[0].channel|                                                            ; 4164 (0)            ; 3759 (0)                  ; 229607      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel                                                                                                                                                                                                                                                              ; channel                                 ; work         ;
;             |channel_64:channel|                                                                  ; 4164 (0)            ; 3759 (0)                  ; 229607      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel                                                                                                                                                                                                                                           ; channel_64                              ; work         ;
;                |rx_port_64:rxPort|                                                                ; 2531 (11)           ; 2030 (5)                  ; 196839      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort                                                                                                                                                                                                                         ; rx_port_64                              ; work         ;
;                   |async_fifo_fwft:mainFifo|                                                      ; 220 (72)            ; 218 (132)                 ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo                                                                                                                                                                                                ; async_fifo_fwft                         ; work         ;
;                      |async_fifo:fifo|                                                            ; 148 (2)             ; 86 (0)                    ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo                                                                                                                                                                                ; async_fifo                              ; work         ;
;                         |async_cmp:asyncCompare|                                                  ; 27 (27)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare                                                                                                                                                         ; async_cmp                               ; work         ;
;                         |ram_2clk_1w_1r:mem|                                                      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem                                                                                                                                                             ; ram_2clk_1w_1r                          ; work         ;
;                            |altsyncram:rRAM_rtl_0|                                                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                       ; altsyncram                              ; work         ;
;                               |altsyncram_e9h1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated                                                                                                        ; altsyncram_e9h1                         ; work         ;
;                         |rd_ptr_empty:rdPtrEmpty|                                                 ; 59 (59)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty                                                                                                                                                        ; rd_ptr_empty                            ; work         ;
;                         |wr_ptr_full:wrPtrFull|                                                   ; 60 (60)             ; 41 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull                                                                                                                                                          ; wr_ptr_full                             ; work         ;
;                   |fifo_packer_64:mainFifoPacker|                                                 ; 242 (237)           ; 171 (169)                 ; 198         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker                                                                                                                                                                                           ; fifo_packer_64                          ; work         ;
;                      |altshift_taps:rPackedFlushed_rtl_0|                                         ; 5 (0)               ; 2 (0)                     ; 198         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0                                                                                                                                                        ; altshift_taps                           ; work         ;
;                         |shift_taps_dam:auto_generated|                                           ; 5 (0)               ; 2 (0)                     ; 198         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_dam:auto_generated                                                                                                                          ; shift_taps_dam                          ; work         ;
;                            |altsyncram_6i81:altsyncram2|                                          ; 0 (0)               ; 0 (0)                     ; 198         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_dam:auto_generated|altsyncram_6i81:altsyncram2                                                                                              ; altsyncram_6i81                         ; work         ;
;                            |cntr_0tf:cntr1|                                                       ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_dam:auto_generated|cntr_0tf:cntr1                                                                                                           ; cntr_0tf                                ; work         ;
;                   |fifo_packer_64:sgRxFifoPacker|                                                 ; 237 (237)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker                                                                                                                                                                                           ; fifo_packer_64                          ; work         ;
;                   |fifo_packer_64:sgTxFifoPacker|                                                 ; 237 (237)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker                                                                                                                                                                                           ; fifo_packer_64                          ; work         ;
;                   |rx_port_channel_gate:gate|                                                     ; 35 (35)             ; 106 (96)                  ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate                                                                                                                                                                                               ; rx_port_channel_gate                    ; work         ;
;                      |cross_domain_signal:countSync|                                              ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync                                                                                                                                                                 ; cross_domain_signal                     ; work         ;
;                         |syncff:sigAtoB|                                                          ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB                                                                                                                                                  ; syncff                                  ; work         ;
;                            |ff:metaFF|                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:metaFF                                                                                                                                        ; ff                                      ; work         ;
;                            |ff:syncFF|                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigAtoB|ff:syncFF                                                                                                                                        ; ff                                      ; work         ;
;                         |syncff:sigBtoA|                                                          ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA                                                                                                                                                  ; syncff                                  ; work         ;
;                            |ff:metaFF|                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA|ff:metaFF                                                                                                                                        ; ff                                      ; work         ;
;                            |ff:syncFF|                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:countSync|syncff:sigBtoA|ff:syncFF                                                                                                                                        ; ff                                      ; work         ;
;                      |cross_domain_signal:rxSig|                                                  ; 0 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig                                                                                                                                                                     ; cross_domain_signal                     ; work         ;
;                         |syncff:sigAtoB|                                                          ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB                                                                                                                                                      ; syncff                                  ; work         ;
;                            |ff:metaFF|                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:metaFF                                                                                                                                            ; ff                                      ; work         ;
;                            |ff:syncFF|                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:syncFF                                                                                                                                            ; ff                                      ; work         ;
;                         |syncff:sigBtoA|                                                          ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA                                                                                                                                                      ; syncff                                  ; work         ;
;                            |ff:metaFF|                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA|ff:metaFF                                                                                                                                            ; ff                                      ; work         ;
;                            |ff:syncFF|                                                            ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigBtoA|ff:syncFF                                                                                                                                            ; ff                                      ; work         ;
;                      |syncff:rxAckSig|                                                            ; 0 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig                                                                                                                                                                               ; syncff                                  ; work         ;
;                         |ff:metaFF|                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig|ff:metaFF                                                                                                                                                                     ; ff                                      ; work         ;
;                         |ff:syncFF|                                                               ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|syncff:rxAckSig|ff:syncFF                                                                                                                                                                     ; ff                                      ; work         ;
;                   |rx_port_reader:reader|                                                         ; 685 (678)           ; 517 (513)                 ; 33          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader                                                                                                                                                                                                   ; rx_port_reader                          ; work         ;
;                      |altshift_taps:rValsProp_rtl_0|                                              ; 7 (0)               ; 4 (0)                     ; 33          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0                                                                                                                                                                     ; altshift_taps                           ; work         ;
;                         |shift_taps_1am:auto_generated|                                           ; 7 (2)               ; 4 (2)                     ; 33          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated                                                                                                                                       ; shift_taps_1am                          ; work         ;
;                            |altsyncram_jo31:altsyncram4|                                          ; 0 (0)               ; 0 (0)                     ; 33          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4                                                                                                           ; altsyncram_jo31                         ; work         ;
;                            |cntr_0tf:cntr1|                                                       ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|cntr_0tf:cntr1                                                                                                                        ; cntr_0tf                                ; work         ;
;                   |rx_port_requester_mux:requesterMux|                                            ; 89 (89)             ; 79 (79)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_requester_mux:requesterMux                                                                                                                                                                                      ; rx_port_requester_mux                   ; work         ;
;                   |sg_list_reader_64:sgListReader|                                                ; 12 (12)             ; 164 (164)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader                                                                                                                                                                                          ; sg_list_reader_64                       ; work         ;
;                   |sg_list_requester:sgRxReq|                                                     ; 275 (275)           ; 163 (163)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq                                                                                                                                                                                               ; sg_list_requester                       ; work         ;
;                   |sg_list_requester:sgTxReq|                                                     ; 276 (276)           ; 163 (163)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq                                                                                                                                                                                               ; sg_list_requester                       ; work         ;
;                   |sync_fifo:sgRxFifo|                                                            ; 106 (106)           ; 52 (52)                   ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo                                                                                                                                                                                                      ; sync_fifo                               ; work         ;
;                      |ram_1clk_1w_1r:mem|                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem                                                                                                                                                                                   ; ram_1clk_1w_1r                          ; work         ;
;                         |altsyncram:rRAM_rtl_0|                                                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                                             ; altsyncram                              ; work         ;
;                            |altsyncram_e9h1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated                                                                                                                              ; altsyncram_e9h1                         ; work         ;
;                   |sync_fifo:sgTxFifo|                                                            ; 106 (106)           ; 52 (52)                   ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo                                                                                                                                                                                                      ; sync_fifo                               ; work         ;
;                      |ram_1clk_1w_1r:mem|                                                         ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem                                                                                                                                                                                   ; ram_1clk_1w_1r                          ; work         ;
;                         |altsyncram:rRAM_rtl_0|                                                   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                                             ; altsyncram                              ; work         ;
;                            |altsyncram_e9h1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated                                                                                                                              ; altsyncram_e9h1                         ; work         ;
;                |tx_port_64:txPort|                                                                ; 1633 (1)            ; 1729 (1)                  ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort                                                                                                                                                                                                                         ; tx_port_64                              ; work         ;
;                   |sg_list_reader_64:sgListReader|                                                ; 13 (13)             ; 164 (164)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader                                                                                                                                                                                          ; sg_list_reader_64                       ; work         ;
;                   |tx_port_buffer_64:buffer|                                                      ; 360 (263)           ; 232 (182)                 ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer                                                                                                                                                                                                ; tx_port_buffer_64                       ; work         ;
;                      |sync_fifo:fifo|                                                             ; 97 (97)             ; 50 (50)                   ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo                                                                                                                                                                                 ; sync_fifo                               ; work         ;
;                         |ram_1clk_1w_1r:mem|                                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem                                                                                                                                                              ; ram_1clk_1w_1r                          ; work         ;
;                            |altsyncram:rRAM_rtl_0|                                                ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                                        ; altsyncram                              ; work         ;
;                               |altsyncram_04h1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated                                                                                                         ; altsyncram_04h1                         ; work         ;
;                   |tx_port_channel_gate_64:gate|                                                  ; 457 (83)            ; 720 (105)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate                                                                                                                                                                                            ; tx_port_channel_gate_64                 ; work         ;
;                      |async_fifo:fifo|                                                            ; 374 (1)             ; 615 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo                                                                                                                                                                            ; async_fifo                              ; work         ;
;                         |async_cmp:asyncCompare|                                                  ; 13 (13)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare                                                                                                                                                     ; async_cmp                               ; work         ;
;                         |ram_2clk_1w_1r:mem|                                                      ; 333 (333)           ; 585 (585)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem                                                                                                                                                         ; ram_2clk_1w_1r                          ; work         ;
;                         |rd_ptr_empty:rdPtrEmpty|                                                 ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty                                                                                                                                                    ; rd_ptr_empty                            ; work         ;
;                         |wr_ptr_full:wrPtrFull|                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull                                                                                                                                                      ; wr_ptr_full                             ; work         ;
;                   |tx_port_monitor_64:monitor|                                                    ; 131 (131)           ; 139 (139)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor                                                                                                                                                                                              ; tx_port_monitor_64                      ; work         ;
;                   |tx_port_writer:writer|                                                         ; 671 (671)           ; 473 (473)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer                                                                                                                                                                                                   ; tx_port_writer                          ; work         ;
;          |interrupt:intr|                                                                         ; 18 (13)             ; 12 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr                                                                                                                                                                                                                                                                           ; interrupt                               ; work         ;
;             |interrupt_controller:intrCtlr|                                                       ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr                                                                                                                                                                                                                                             ; interrupt_controller                    ; work         ;
;          |pipeline:txc_data_hold|                                                                 ; 2 (0)               ; 33 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold                                                                                                                                                                                                                                                                   ; pipeline                                ; work         ;
;             |reg_pipeline:pipeline_inst|                                                          ; 2 (2)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst                                                                                                                                                                                                                                        ; reg_pipeline                            ; work         ;
;          |pipeline:txc_meta_hold|                                                                 ; 2 (0)               ; 38 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold                                                                                                                                                                                                                                                                   ; pipeline                                ; work         ;
;             |reg_pipeline:pipeline_inst|                                                          ; 2 (2)               ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst                                                                                                                                                                                                                                        ; reg_pipeline                            ; work         ;
;          |recv_credit_flow_ctrl:rc_fc|                                                            ; 54 (54)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc                                                                                                                                                                                                                                                              ; recv_credit_flow_ctrl                   ; work         ;
;          |registers:reg_inst|                                                                     ; 204 (155)           ; 221 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst                                                                                                                                                                                                                                                                       ; registers                               ; work         ;
;             |demux:field_demux|                                                                   ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:field_demux                                                                                                                                                                                                                                                     ; demux                                   ; work         ;
;             |pipeline:chnl_output_register|                                                       ; 0 (0)               ; 45 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register                                                                                                                                                                                                                                         ; pipeline                                ; work         ;
;                |reg_pipeline:pipeline_inst|                                                       ; 0 (0)               ; 45 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register|reg_pipeline:pipeline_inst                                                                                                                                                                                                              ; reg_pipeline                            ; work         ;
;             |pipeline:rxr_input_register|                                                         ; 1 (0)               ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register                                                                                                                                                                                                                                           ; pipeline                                ; work         ;
;                |reg_pipeline:pipeline_inst|                                                       ; 1 (1)               ; 106 (106)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst                                                                                                                                                                                                                ; reg_pipeline                            ; work         ;
;             |pipeline:txc_output_register|                                                        ; 22 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register                                                                                                                                                                                                                                          ; pipeline                                ; work         ;
;                |reg_pipeline:pipeline_inst|                                                       ; 22 (22)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst                                                                                                                                                                                                               ; reg_pipeline                            ; work         ;
;          |reorder_queue:reorderQueue|                                                             ; 809 (133)           ; 575 (102)                 ; 132480      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue                                                                                                                                                                                                                                                               ; reorder_queue                           ; work         ;
;             |ram_1clk_1w_1r:mapRam|                                                               ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam                                                                                                                                                                                                                                         ; ram_1clk_1w_1r                          ; work         ;
;                |altsyncram:rRAM_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                   ; altsyncram                              ; work         ;
;                   |altsyncram_atg1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated                                                                                                                                                                                    ; altsyncram_atg1                         ; work         ;
;             |ram_1clk_1w_1r:pktRam|                                                               ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam                                                                                                                                                                                                                                         ; ram_1clk_1w_1r                          ; work         ;
;                |altsyncram:rRAM_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                                                   ; altsyncram                              ; work         ;
;                   |altsyncram_40h1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated                                                                                                                                                                                    ; altsyncram_40h1                         ; work         ;
;             |ram_1clk_1w_1r:rams[0].ram|                                                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram                                                                                                                                                                                                                                    ; ram_1clk_1w_1r                          ; work         ;
;                |altsyncram:rRAM_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0                                                                                                                                                                                                              ; altsyncram                              ; work         ;
;                   |altsyncram_k9h1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated                                                                                                                                                                               ; altsyncram_k9h1                         ; work         ;
;             |ram_1clk_1w_1r:rams[1].ram|                                                          ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram                                                                                                                                                                                                                                    ; ram_1clk_1w_1r                          ; work         ;
;                |altsyncram:rRAM_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0                                                                                                                                                                                                              ; altsyncram                              ; work         ;
;                   |altsyncram_k9h1:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated                                                                                                                                                                               ; altsyncram_k9h1                         ; work         ;
;             |reorder_queue_input:data_input|                                                      ; 517 (517)           ; 378 (378)                 ; 640         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input                                                                                                                                                                                                                                ; reorder_queue_input                     ; work         ;
;                |ram_1clk_1w_1r:countRam|                                                          ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam                                                                                                                                                                                                        ; ram_1clk_1w_1r                          ; work         ;
;                   |altsyncram:rRAM_rtl_0|                                                         ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                  ; altsyncram                              ; work         ;
;                      |altsyncram_etg1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated                                                                                                                                                   ; altsyncram_etg1                         ; work         ;
;                |ram_1clk_1w_1r:posRam|                                                            ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam                                                                                                                                                                                                          ; ram_1clk_1w_1r                          ; work         ;
;                   |altsyncram:rRAM_rtl_0|                                                         ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                    ; altsyncram                              ; work         ;
;                      |altsyncram_40h1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated                                                                                                                                                     ; altsyncram_40h1                         ; work         ;
;             |reorder_queue_output:data_output|                                                    ; 159 (152)           ; 95 (91)                   ; 192         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output                                                                                                                                                                                                                              ; reorder_queue_output                    ; work         ;
;                |altshift_taps:rData_rtl_0|                                                        ; 7 (0)               ; 4 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0                                                                                                                                                                                                    ; altshift_taps                           ; work         ;
;                   |shift_taps_9am:auto_generated|                                                 ; 7 (2)               ; 4 (2)                     ; 192         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_9am:auto_generated                                                                                                                                                                      ; shift_taps_9am                          ; work         ;
;                      |altsyncram_3p31:altsyncram4|                                                ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_9am:auto_generated|altsyncram_3p31:altsyncram4                                                                                                                                          ; altsyncram_3p31                         ; work         ;
;                      |cntr_0tf:cntr1|                                                             ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_9am:auto_generated|cntr_0tf:cntr1                                                                                                                                                       ; cntr_0tf                                ; work         ;
;          |reset_extender:reset_extender_inst|                                                     ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst                                                                                                                                                                                                                                                       ; reset_extender                          ; work         ;
;             |counter:rst_counter|                                                                 ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter                                                                                                                                                                                                                                   ; counter                                 ; work         ;
;             |shiftreg:rst_shiftreg|                                                               ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg                                                                                                                                                                                                                                 ; shiftreg                                ; work         ;
;          |tx_multiplexer:tx_mux_inst|                                                             ; 370 (2)             ; 447 (4)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst                                                                                                                                                                                                                                                               ; tx_multiplexer                          ; work         ;
;             |fifo:req_ack_fifo|                                                                   ; 118 (44)            ; 60 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo                                                                                                                                                                                                                                             ; fifo                                    ; work         ;
;                |scsdpram:mem|                                                                     ; 74 (74)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem                                                                                                                                                                                                                                ; scsdpram                                ; work         ;
;             |tx_multiplexer_64:tx_mux|                                                            ; 250 (207)           ; 383 (351)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux                                                                                                                                                                                                                                      ; tx_multiplexer_64                       ; work         ;
;                |tx_engine_selector:selRd|                                                         ; 29 (29)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd                                                                                                                                                                                                             ; tx_engine_selector                      ; work         ;
;                |tx_engine_selector:selWr|                                                         ; 14 (14)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr                                                                                                                                                                                                             ; tx_engine_selector                      ; work         ;
;       |translation_altera:trans|                                                                  ; 8 (8)               ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|translation_altera:trans                                                                                                                                                                                                                                                                                  ; translation_altera                      ; work         ;
+---------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 64           ; 64           ; 64           ; 4096  ; None ;
; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 64           ; 64           ; 64           ; 64           ; 4096  ; None ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 33           ; 1024         ; 33           ; 33792 ; None ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_e0h1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 16           ; 61           ; 16           ; 61           ; 976   ; None ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 33           ; 1024         ; 33           ; 33792 ; None ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 33           ; 1024         ; 33           ; 33792 ; None ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 16           ; 121          ; 16           ; 121          ; 1936  ; None ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ALTSYNCRAM                                                                                                        ; AUTO ; Simple Dual Port ; 1024         ; 64           ; 1024         ; 64           ; 65536 ; None ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_dam:auto_generated|altsyncram_6i81:altsyncram2|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 3            ; 66           ; 3            ; 66           ; 198   ; None ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 3            ; 11           ; 3            ; 11           ; 33    ; None ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 1024         ; 64           ; 1024         ; 64           ; 65536 ; None ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated|ALTSYNCRAM                                                                                                                              ; AUTO ; Simple Dual Port ; 1024         ; 64           ; 1024         ; 64           ; 65536 ; None ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated|ALTSYNCRAM                                                                                                         ; AUTO ; Simple Dual Port ; 512          ; 64           ; 512          ; 64           ; 32768 ; None ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 32           ; 6            ; 32           ; 6            ; 192   ; None ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ALTSYNCRAM                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384   ; None ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated|ALTSYNCRAM                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256   ; None ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO ; Simple Dual Port ; 32           ; 12           ; 32           ; 12           ; 384   ; None ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_9am:auto_generated|altsyncram_3p31:altsyncram4|ALTSYNCRAM                                                                                                                                          ; AUTO ; Simple Dual Port ; 3            ; 64           ; 3            ; 64           ; 192   ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                          ;
+--------+----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Vendor ; IP Core Name                     ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                             ; IP Include File              ;
+--------+----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Altera ; ALTPLL                           ; 17.0    ; N/A          ; N/A          ; |DE2Gen1x1If64|ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst                                                                                                               ; ../ip/ALTPLL50I50O125O250O.v ;
; Altera ; ALTGX_RECONFIG                   ; 17.0    ; N/A          ; N/A          ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst                                                                                                                                   ; ../ip/ALTGXPCIeGen1x1.v      ;
; Altera ; IP Compiler for PCI Express      ; 17.0    ; N/A          ; N/A          ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst                                                                                                                                     ; ../ip/PCIeGen1x1If64.v       ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; May 2017     ; Licensed     ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst                                                            ;                              ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; May 2017     ; Licensed     ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 ;                              ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; May 2017     ; Licensed     ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst               ;                              ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; May 2017     ; Licensed     ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0                         ;                              ;
; Altera ; PCI_Express_Compiler (6AF7_FFFF) ; N/A     ; May 2017     ; Licensed     ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1                         ;                              ;
+--------+----------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|rState ;
+-----------+-----------+-----------+-----------+----------------------------------+
; Name      ; rState.11 ; rState.10 ; rState.01 ; rState.00                        ;
+-----------+-----------+-----------+-----------+----------------------------------+
; rState.00 ; 0         ; 0         ; 0         ; 0                                ;
; rState.01 ; 0         ; 0         ; 1         ; 1                                ;
; rState.10 ; 0         ; 1         ; 0         ; 1                                ;
; rState.11 ; 1         ; 0         ; 0         ; 1                                ;
+-----------+-----------+-----------+-----------+----------------------------------+


Encoding Type:  User-Encoded
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|rState ;
+-----------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name      ; rState~3 ; rState~2                                                                                                                                               ;
+-----------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; rState.00 ; 0        ; 0                                                                                                                                                      ;
; rState.01 ; 0        ; 1                                                                                                                                                      ;
; rState.10 ; 1        ; 0                                                                                                                                                      ;
; rState.11 ; 1        ; 1                                                                                                                                                      ;
+-----------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rState ;
+-----------+-----------+-----------+-----------+------------------------------------------------+
; Name      ; rState.11 ; rState.10 ; rState.01 ; rState.00                                      ;
+-----------+-----------+-----------+-----------+------------------------------------------------+
; rState.00 ; 0         ; 0         ; 0         ; 0                                              ;
; rState.01 ; 0         ; 0         ; 1         ; 1                                              ;
; rState.10 ; 0         ; 1         ; 0         ; 1                                              ;
; rState.11 ; 1         ; 0         ; 0         ; 1                                              ;
+-----------+-----------+-----------+-----------+------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr|rState ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------+
; Name       ; rState.101 ; rState.100 ; rState.011 ; rState.010 ; rState.001 ; rState.000                                     ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------+
; rState.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                              ;
; rState.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                              ;
; rState.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                              ;
; rState.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                              ;
; rState.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                              ;
; rState.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                              ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rState ;
+-----------+-----------+-----------+-----------+---------------------------------------------------------------------------------------------+
; Name      ; rState.11 ; rState.10 ; rState.01 ; rState.00                                                                                   ;
+-----------+-----------+-----------+-----------+---------------------------------------------------------------------------------------------+
; rState.00 ; 0         ; 0         ; 0         ; 0                                                                                           ;
; rState.01 ; 0         ; 0         ; 1         ; 1                                                                                           ;
; rState.10 ; 0         ; 1         ; 0         ; 1                                                                                           ;
; rState.11 ; 1         ; 0         ; 0         ; 1                                                                                           ;
+-----------+-----------+-----------+-----------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rArbState ;
+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                           ; rArbState.S_TXARB_TRANSMIT_TXR                                                                                                                         ;
+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; rArbState.S_TXARB_TRANSMIT_TXC ; 0                                                                                                                                                      ;
; rArbState.S_TXARB_TRANSMIT_TXR ; 1                                                                                                                                                      ;
+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle ;
+-----------------------+---------------------+----------------------+-----------------------+-----------------------------------------------------------------------------------------------------------+
; Name                  ; mdio_cycle.MDIO_END ; mdio_cycle.MDIO_READ ; mdio_cycle.MDIO_WRITE ; mdio_cycle.MDIO_ADDR                                                                                      ;
+-----------------------+---------------------+----------------------+-----------------------+-----------------------------------------------------------------------------------------------------------+
; mdio_cycle.MDIO_ADDR  ; 0                   ; 0                    ; 0                     ; 0                                                                                                         ;
; mdio_cycle.MDIO_WRITE ; 0                   ; 0                    ; 1                     ; 1                                                                                                         ;
; mdio_cycle.MDIO_READ  ; 0                   ; 1                    ; 0                     ; 1                                                                                                         ;
; mdio_cycle.MDIO_END   ; 1                   ; 0                    ; 0                     ; 1                                                                                                         ;
+-----------------------+---------------------+----------------------+-----------------------+-----------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate                                        ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; Name                    ; cstate.CLEAR_WAITREQ_ST ; cstate.MDIO_FRAME_ST ; cstate.MDIO_PRE_ST ; cstate.MDIO_CLR_ST ; cstate.ERR_ST ; cstate.CTRL_RD_ST ; cstate.CTRL_WR_ST ; cstate.MDIO_START_ST ; cstate.CHECK_ADDR_ST ; cstate.IDLE_ST ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+
; cstate.IDLE_ST          ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 0              ;
; cstate.CHECK_ADDR_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 1                    ; 1              ;
; cstate.MDIO_START_ST    ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1                    ; 0                    ; 1              ;
; cstate.CTRL_WR_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0                    ; 0                    ; 1              ;
; cstate.CTRL_RD_ST       ; 0                       ; 0                    ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.ERR_ST           ; 0                       ; 0                    ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_CLR_ST      ; 0                       ; 0                    ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_PRE_ST      ; 0                       ; 0                    ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.MDIO_FRAME_ST    ; 0                       ; 1                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
; cstate.CLEAR_WAITREQ_ST ; 1                       ; 0                    ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0                    ; 0                    ; 1              ;
+-------------------------+-------------------------+----------------------+--------------------+--------------------+---------------+-------------------+-------------------+----------------------+----------------------+----------------+


Encoding Type:  User-Encoded
+------------------------------------------------------------------------------------------------------+
; State Machine - |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|serdes_rst_state ;
+---------------------------------------------+--------------------+-----------------------------------+
; Name                                        ; serdes_rst_state~5 ; serdes_rst_state~4                ;
+---------------------------------------------+--------------------+-----------------------------------+
; serdes_rst_state.STROBE_TXPLL_LOCKED_SD_CNT ; 0                  ; 0                                 ;
; serdes_rst_state.IDLE_ST_CNT                ; 0                  ; 1                                 ;
; serdes_rst_state.STABLE_TX_PLL_ST_CNT       ; 1                  ; 0                                 ;
; serdes_rst_state.WAIT_STATE_ST_CNT          ; 1                  ; 1                                 ;
+---------------------------------------------+--------------------+-----------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+------------------------------------------------------+
; Name                      ; ret_state.CH_ADV ; ret_state.DPRIO_WAIT ; ret_state.CAL_RX_RD ; ret_state.OFFSETS_PDEN_WR ; ret_state.IDLE ; ret_state.CAL_RX_WR                                  ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+------------------------------------------------------+
; ret_state.IDLE            ; 0                ; 0                    ; 0                   ; 0                         ; 0              ; 0                                                    ;
; ret_state.OFFSETS_PDEN_WR ; 0                ; 0                    ; 0                   ; 1                         ; 1              ; 0                                                    ;
; ret_state.CAL_RX_RD       ; 0                ; 0                    ; 1                   ; 0                         ; 1              ; 0                                                    ;
; ret_state.CAL_RX_WR       ; 0                ; 0                    ; 0                   ; 0                         ; 1              ; 1                                                    ;
; ret_state.DPRIO_WAIT      ; 0                ; 1                    ; 0                   ; 0                         ; 1              ; 0                                                    ;
; ret_state.CH_ADV          ; 1                ; 0                    ; 0                   ; 0                         ; 1              ; 0                                                    ;
+---------------------------+------------------+----------------------+---------------------+---------------------------+----------------+------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state                                                                                ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; Name                  ; state.DPRIO_WRITE ; state.DPRIO_READ ; state.CH_ADV ; state.TEST_INPUT ; state.SAMPLE_TB ; state.DPRIO_WAIT ; state.CAL_RX_WR ; state.CAL_RX_RD ; state.OFFSETS_PDEN_WR ; state.OFFSETS_PDEN_RD ; state.TESTBUS_SET ; state.CH_WAIT ; state.IDLE ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+
; state.IDLE            ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 0          ;
; state.CH_WAIT         ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 1             ; 1          ;
; state.TESTBUS_SET     ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 1                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_RD ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 1                     ; 0                 ; 0             ; 1          ;
; state.OFFSETS_PDEN_WR ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 1                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_RD       ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 1               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CAL_RX_WR       ; 0                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 1               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WAIT      ; 0                 ; 0                ; 0            ; 0                ; 0               ; 1                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.SAMPLE_TB       ; 0                 ; 0                ; 0            ; 0                ; 1               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.TEST_INPUT      ; 0                 ; 0                ; 0            ; 1                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.CH_ADV          ; 0                 ; 0                ; 1            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_READ      ; 0                 ; 1                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
; state.DPRIO_WRITE     ; 1                 ; 0                ; 0            ; 0                ; 0               ; 0                ; 0               ; 0               ; 0                     ; 0                     ; 0                 ; 0             ; 1          ;
+-----------------------+-------------------+------------------+--------------+------------------+-----------------+------------------+-----------------+-----------------+-----------------------+-----------------------+-------------------+---------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[0]           ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[1]           ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|startup_cntr[2]           ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[31] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[31]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[30] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[30]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[29] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[29]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[0]                                           ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[11]                                          ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[10]                                          ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[9]                                           ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[8]                                           ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[7]                                           ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[6]                                           ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[5]                                           ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[4]                                           ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[3]                                           ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[2]                                           ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|address_pres_reg[1]                                           ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[2]      ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[28] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[28]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[1]      ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[27] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[27]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[0]      ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[26] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[26]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[25] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[25]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[24] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[24]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[23] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[23]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[22] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[22]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[21] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[21]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[20] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[20]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[19] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[19]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[18] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[18]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[17] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[17]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[16] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[16]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|rd_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[15] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[15]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[14] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[14]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[13] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[15]     ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[13]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[12] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[14]     ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[12]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[11] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[13]     ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[11]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[10] ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[12]     ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[10]        ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[9]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[11]     ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[9]         ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[8]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[10]     ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[8]         ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[7]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[9]      ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[7]         ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[6]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[8]      ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[6]         ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[5]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[7]      ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[5]         ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[4]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[6]      ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[4]         ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[3]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[5]      ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[3]         ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[2]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[4]      ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[2]         ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[1]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|in_data_shift_reg[3]      ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[1]         ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|wr_out_data_shift_reg[0]  ; yes                                                              ; yes                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|addr_shift_reg[0]         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 111                                                                                                                                         ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LCD_SD:lm|state[2..31]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor|rWordsRecvdAdv[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor|rWordsRecvd[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|rChnlOff[0..30]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|rConsumed[0]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplDAmt[9..11]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rInfDCred                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rInfHCred                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][0]                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][31]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][32]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][33]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][34]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][35]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][36]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][37]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][38]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][39]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][40]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][41]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][42]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][43]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][44]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][45]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][46]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][47]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][48]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][49]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][50]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][51]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][52]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][53]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][54]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][55]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][67]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][68]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][73]                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][74]                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][107]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][108]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][109]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][110]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][111]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][112]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][113]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][114]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][115]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][116]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][117]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][118]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][119]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][120]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][121]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][122]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][123]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][124]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][125]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][126]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][127]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][128]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][129]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][130]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][131]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][132]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][133]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][134]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][135]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][136]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][137]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][138]                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register|reg_pipeline:pipeline_inst|rValid[1]                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rShiftDown[0..4]                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rShiftUp[0..4]                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rBaseAddr[0..5]                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][1]                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][2]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][3]                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][36]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][37]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][38]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][39]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][40]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][41]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][42]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][43]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][44]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][45]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][46]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][47]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][48]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][49]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][50]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][51]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][52]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][53]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][54]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][55]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][56]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][57]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][58]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][59]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][60]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][61]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][62]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][63]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][64]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][65]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][66]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][67]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][0]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][31]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][32]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][33]                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][34]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][35]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][36]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][37]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][38]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][39]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][40]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][41]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][42]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][43]                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][44]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][45]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][46]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][47]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][48]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][49]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][50]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][51]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][52]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][53]                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][54]                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][55]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][0]                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][6]                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][7]                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][2]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][3]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][4]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][5]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][6]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][7]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][8]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][9]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][10]                                                            ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][22]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][23]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][24]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][25]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][56]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][0]  ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][0]  ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][2]                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][11]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][12]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][13]                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][14]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][15]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][16]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][17]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][18]                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][19]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][20]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][21]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][22]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][23]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][25]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][26]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][32]                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][33]                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][34]                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][35]                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][45]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][46]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][47]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][64]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][65]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][0]                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][6]                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][7]                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][2]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][3]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][4]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][5]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][6]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][7]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][8]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][9]                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][10]                                                            ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][22]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][23]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][24]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][25]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][29]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][0]  ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][0]  ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][0]                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][1]                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][2]                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][3]                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][36]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][37]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][38]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][39]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][40]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][41]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][42]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][43]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][44]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][45]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][46]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][47]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][48]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][49]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][50]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][51]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][52]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][53]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][54]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][55]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][56]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][57]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][58]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][59]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][60]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][61]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][62]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][63]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][64]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][65]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][66]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][67]                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][0]                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][1]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][2]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][3]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][4]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][5]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][6]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][7]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][8]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][9]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][10]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][11]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][14]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][15]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][16]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][17]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][19]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][23]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][24]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][25]                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][26]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][27]                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][28]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][29]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][30]                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][32]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][33]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][34]                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][35]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][36]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][37]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][38]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][39]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][40]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][41]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][42]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][43]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][44]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][45]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][46]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][47]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][71]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][96]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][97]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][98]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][99]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][100]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][101]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][102]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][103]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][104]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][105]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][106]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][107]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][108]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][109]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][110]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][111]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][112]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][113]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][114]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][115]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][116]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][117]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][118]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][119]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][120]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][121]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][122]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][123]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][124]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][125]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][126]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][127]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|translation_altera:trans|rCfgCompleterId[0..2]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|avs_pcie_reconfig_readdatavalid                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[0..6]                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0..31]                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin                                                                                                                                                ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dpriodisable                                                                                                                                           ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                         ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioload                                                                                                                                              ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|extended_dprio_access                                                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg                                                                                                                                          ; Stuck at VCC due to stuck port preset                                                                                                                                                                                                                                         ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle                                                                                                                                             ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle                                                                                                                                            ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ltssm_detect                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_sync_r[1..7]                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|p0addr                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|rConsumedStable[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][40]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][41]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][42]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][43]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][44]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][45]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][46]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][47]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][48]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][49]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][50]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][51]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][52]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][53]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][62]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][63]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][64]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][65]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][75]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][76]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][77]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][48]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][49]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][50]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][0]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][30]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][31]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][32]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][33]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][34]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][35]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][36]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][37]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][38]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][39]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][40]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][41]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][44]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][45]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][46]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][47]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][49]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][53]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][54]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][55]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][56]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][57]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][58]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][59]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][60]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][62]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][63]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][64]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][65]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][66]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][67]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][68]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][69]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][70]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][71]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][72]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][73]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][74]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][75]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][76]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][77]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][101]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][126]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][127]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][128]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][129]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][130]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][131]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][132]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][133]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][134]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][135]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][136]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][137]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][138]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][139]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][140]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][141]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][142]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][143]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][144]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][145]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][146]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][147]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][148]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][149]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][150]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][151]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][152]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][153]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][154]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][155]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][156]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][157]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][48]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][49]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][50]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|rConsumedSample[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[22..25,56]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][54]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][55]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][57]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][58]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][78]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][79]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][80]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[22..25,29]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][1]                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][78]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][79]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][80]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][22]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][23]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][24]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][25]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][56]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[40..42,44..47,49..53,75..77]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][22]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][23]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][24]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][25]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][29]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[0,31..41,44..47,49,53,54,56,58,59,62,63,65..77,101,126..157]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][30]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][31]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][32]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][33]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][64]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][40]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][41]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][42]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][44]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][45]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][46]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][47]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][49]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][50]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][51]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][52]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][53]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][75]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][76]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][77]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[54,55,57,58,78..80]                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][30]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][31]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][32]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][33]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][37]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][0]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][31]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][33]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][35]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][36]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][37]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][38]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][39]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][40]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][41]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][44]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][45]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][46]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][47]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][49]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][53]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][54]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][56]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][58]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][59]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][62]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][63]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][65]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][66]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][67]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][68]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][69]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][70]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][71]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][72]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][73]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][74]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][75]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][76]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][77]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][101]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][126]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][127]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][128]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][129]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][130]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][131]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][132]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][133]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][134]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][135]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][136]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][137]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][138]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][139]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][140]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][141]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][142]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][143]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][144]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][145]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][146]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][147]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][148]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][149]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][150]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][151]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][152]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][153]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][154]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][155]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][156]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][157]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[78..80]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][56]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][48]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][49]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][50]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][52]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][53]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][54]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][55]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][57]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][58]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][59]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][60]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][61]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][83]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][84]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][85]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][54]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][55]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][57]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][58]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][78]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][79]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][80]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][8]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][39]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][40]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][41]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][42]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][43]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][44]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][45]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][46]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][47]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][48]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][49]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][52]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][53]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][54]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][55]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][57]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][61]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][62]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][64]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][66]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][67]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][70]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][71]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][73]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][74]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][75]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][76]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][77]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][78]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][79]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][80]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][81]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][82]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][83]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][84]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][85]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][109]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][134]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][135]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][136]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][137]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][138]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][139]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][140]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][141]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][142]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][143]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][144]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][145]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][146]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][147]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][148]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][149]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][150]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][151]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][152]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][153]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][154]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][155]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][156]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][157]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][158]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][159]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][160]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][161]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][162]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][163]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][164]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][165]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][78]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][79]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][80]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][40]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][41]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][42]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][44]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][45]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][46]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][47]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][49]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][50]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][51]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][52]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][53]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][75]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][76]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][77]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][62]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][63]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][65]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][66]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][86]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][87]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][88]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][0]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][31]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][32]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][33]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][34]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][35]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][36]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][37]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][38]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][39]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][40]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][41]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][44]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][45]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][46]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][47]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][49]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][53]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][54]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][56]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][58]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][59]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][62]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][63]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][65]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][66]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][67]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][68]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][69]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][70]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][71]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][72]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][73]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][74]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][75]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][76]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][77]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][101]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][126]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][127]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][128]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][129]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][130]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][131]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][132]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][133]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][134]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][135]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][136]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][137]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][138]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][139]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][140]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][141]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][142]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][143]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][144]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][145]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][146]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][147]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][148]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][149]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][150]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][151]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][152]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][153]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][154]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][155]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][156]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][157]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][86]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][87]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][88]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][54]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][55]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][57]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][58]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][78]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][79]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][80]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][78]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][79]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][80]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ltssm_r[0..4]                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[0]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[0]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[0]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[1]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[1]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[1]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[2]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[2]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[2]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[3]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[3]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[3]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[4]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[4]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[4]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[5]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[5]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[5]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[6]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[6]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[6]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_r[7]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rr[7]                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_signaldetect_rrr[7]                                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|sd_state[0]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxanalogreset_r                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[0..7]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[0..7]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[0..19]                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|sd_state[1]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rStartOffset[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rStartOffset[0]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[2..9]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|address[10,11]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[3,13,23,33,43,53]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rCountLen[3]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[2,12,22,32,42,52]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rCountLen[2]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[1,11,21,31,41,51]                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rCountLen[1]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][15]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][16]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][17]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][18]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][19]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][20]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][21]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register|rData[1..9]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[15..21]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][15]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][16]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][17]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][18]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][19]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][20]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][21]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][23]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][24]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][25]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][26]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][27]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][28]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][29]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][12]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][13]                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][14]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[12,14]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][12]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][14]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][20]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][22]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[7]                                                                                                                                                                                                                                             ; Merged with PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[6]                                                                                                                                                                                           ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[6]                                                                                                                                                                                                                                             ; Merged with PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[5]                                                                                                                                                                                           ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[5]                                                                                                                                                                                                                                             ; Merged with PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[4]                                                                                                                                                                                           ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[4]                                                                                                                                                                                                                                             ; Merged with PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[3]                                                                                                                                                                                           ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[3]                                                                                                                                                                                                                                             ; Merged with PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[2]                                                                                                                                                                                           ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[2]                                                                                                                                                                                                                                             ; Merged with PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[1]                                                                                                                                                                                           ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[1]                                                                                                                                                                                                                                             ; Merged with PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_r[0]                                                                                                                                                                                           ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rWideRst[0]                                                                                                                                                                                              ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|rWideRst[0]                                                                                                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[2]                                                                                                                             ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[2]                                                                           ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[2]                                                                                                                         ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[2]                                                                         ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[0]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[0]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[0]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[0]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[1]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[1]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[1]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[1]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[2]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[2]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[2]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[2]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[3]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[3]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[3]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[3]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[4]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[4]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[4]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[4]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[5]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[5]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[5]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[5]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[6]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[6]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[6]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[6]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[7]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[7]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[7]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[7]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[8]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[8]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[8]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[8]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[9]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[9]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[9]                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[9]                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[10]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[10]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[10]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[10]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[11]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[11]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[11]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[11]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[12]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[12]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[12]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[12]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[13]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[13]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[13]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[13]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[14]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[14]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[14]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[14]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[15]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[15]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[15]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[15]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[16]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[16]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[16]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[16]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[17]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[17]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[17]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[17]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[18]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[18]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[18]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[18]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[19]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[19]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[19]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[19]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[20]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[20]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[20]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[20]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[21]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[21]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[21]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[21]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[22]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[22]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[22]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[22]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[23]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[23]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[23]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[23]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[24]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[24]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[24]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[24]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[25]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[25]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[25]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[25]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[26]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[26]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[26]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[26]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[27]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[27]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[27]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[27]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[28]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[28]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[28]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[28]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[29]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[29]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[29]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[29]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[30]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[30]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[30]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[30]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rData[31]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[31]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rData[31]                                                                                                                                                                      ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rTxnData[31]                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rPtrP1[9]                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[9]                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rRdPtrP1[9]                                                                                                                             ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[9]                                                                             ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[0]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[0]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[0]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[0]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[1]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[1]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[1]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[1]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[2]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[2]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[2]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[2]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[3]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[3]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[3]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[3]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[4]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[4]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[4]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[4]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[5]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[5]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[5]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[5]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[6]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[6]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[6]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[6]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[7]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[7]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[7]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[7]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[8]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[8]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[8]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[8]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[9]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[9]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[9]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[9]                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[10]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[10]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[10]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[10]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[11]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[11]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[11]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[11]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[12]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[12]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[12]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[12]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[13]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[13]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[13]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[13]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[14]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[14]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[14]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[14]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[15]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[15]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[15]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[15]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[16]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[16]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[16]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[16]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[17]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[17]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[17]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[17]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[18]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[18]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[18]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[18]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[19]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[19]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[19]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[19]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[20]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[20]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[20]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[20]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[21]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[21]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[21]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[21]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[22]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[22]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[22]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[22]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[23]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[23]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[23]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[23]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[24]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[24]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[24]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[24]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[25]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[25]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[25]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[25]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[26]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[26]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[26]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[26]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[27]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[27]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[27]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[27]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[28]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[28]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[28]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[28]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[29]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[29]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[29]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[29]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[30]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[30]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[30]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[30]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[31]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[31]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[31]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[31]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[32]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[32]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[32]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[32]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[33]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[33]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[33]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[33]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[34]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[34]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[34]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[34]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[35]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[35]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[35]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[35]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[36]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[36]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[36]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[36]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[37]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[37]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[37]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[37]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[38]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[38]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[38]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[38]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[39]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[39]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[39]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[39]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[40]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[40]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[40]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[40]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[41]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[41]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[41]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[41]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[42]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[42]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[42]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[42]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[43]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[43]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[43]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[43]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[44]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[44]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[44]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[44]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[45]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[45]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[45]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[45]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[46]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[46]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[46]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[46]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[47]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[47]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[47]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[47]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[48]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[48]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[48]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[48]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[49]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[49]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[49]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[49]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[50]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[50]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[50]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[50]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[51]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[51]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[51]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[51]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[52]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[52]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[52]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[52]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[53]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[53]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[53]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[53]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[54]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[54]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[54]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[54]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[55]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[55]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[55]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[55]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[56]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[56]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[56]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[56]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[57]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[57]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[57]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[57]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[58]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[58]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[58]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[58]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[59]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[59]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[59]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[59]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[60]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[60]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[60]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[60]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[61]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[61]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[61]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[61]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[62]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[62]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[62]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[62]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rDataIn[63]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[63]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rDataIn[63]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[63]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rCount[0]                                                                                                                                                                                                             ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rCountLen[0]                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr|rReq                                                                                                                                                                                         ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr|rChnlNextNextOn                                                                                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd|rReq                                                                                                                                                                                         ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd|rChnlNextNextOn                                                                                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[21]                                                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[10]                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[20]                                                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[9]                                                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[19]                                                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[8]                                                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[18]                                                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[7]                                                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[17]                                                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rAddr[6]                                                                                                                                                      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rShiftUp[5]                                                                                                                                                                                                     ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rShiftDown[5]                                                                                                                                                 ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[0]                                                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPrevCount[0]                                                                                                                                                 ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[1]                                                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPrevCount[1]                                                                                                                                                 ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[2]                                                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPrevCount[2]                                                                                                                                                 ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[3]                                                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPrevCount[3]                                                                                                                                                 ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[4]                                                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPrevCount[4]                                                                                                                                                 ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[5]                                                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPrevCount[5]                                                                                                                                                 ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[6]                                                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPrevCount[6]                                                                                                                                                 ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rWords[7]                                                                                                                                                                                                       ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPrevCount[7]                                                                                                                                                 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][60]                                                            ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][0]           ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][39]                                                                            ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][36]                          ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][38]                                                                            ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][36]                          ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][37]                                                                            ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][36]                          ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][96]                                                            ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][11]          ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][26]                                                            ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][11]          ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][28]                                                            ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][11]          ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][27]                                                            ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][11]          ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_DW0_register|rData[0]                                                                                                                                         ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register|rData[0]                                                                                    ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_register|rData[2]                                                                                                                                             ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register|rData[0]                                                                                     ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[1..7]                                                                                                                                                                                                                                         ; Merged with PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rr[0]                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[1..7]                                                                                                                                                                                                                                        ; Merged with PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_locked_rrr[0]                                                                                                                                                                                         ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][69]                                                            ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][66]          ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][68]                                                            ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][66]          ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][67]                                                            ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][66]          ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|rRst                                                                                                                                                                                                     ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rRst                                                                                                                                                   ;
; LCD_SD:lm|LCD_Controller:u0|state[2..9,11..31]                                                                                                                                                                                                                                                                      ; Merged with LCD_SD:lm|LCD_Controller:u0|state[10]                                                                                                                                                                                                                             ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|rWideRst[4]                                                                                                                                                                                              ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rWideRst[4]                                                                                                                                            ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[1..4]                                                                                                                                              ; Merged with ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0]                                                                                               ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|rx_inc                                                                                                                                                         ; Merged with ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0]                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rFifoDataValid                                                                                                                                                                  ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rRdValid                                                                               ;
; LCD_SD:lm|LCD_Controller:u0|next_state[2..9,11..31]                                                                                                                                                                                                                                                                 ; Merged with LCD_SD:lm|LCD_Controller:u0|next_state[10]                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|rWideRst[3]                                                                                                                                                                                              ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rWideRst[3]                                                                                                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor|rDataValid[0]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rRdValid                                                                           ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|rWideRst[2]                                                                                                                                                                                              ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rWideRst[2]                                                                                                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rSgErr                                                                                                                                                                             ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor|rTxErr                                                                                                                      ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|rRST                                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|rRST                                                                                                                          ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|rWideRst[1]                                                                                                                                                                                              ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rWideRst[1]                                                                                                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayload[9]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[9]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayload[9]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[9]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayload[8]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[8]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayload[8]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[8]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayload[7]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[7]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayload[7]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[7]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayload[6]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[6]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayload[6]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[6]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayload[5]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[5]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayload[5]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[5]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayload[4]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[4]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayload[4]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[4]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayload[3]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[3]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayload[3]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[3]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayload[2]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[2]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayload[2]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[2]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayload[1]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[1]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayload[1]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[1]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayload[0]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[0]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayload[0]                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[0]                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayloadShift[2]                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadShift[2]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayloadShift[2]                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadShift[2]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayloadShift[1]                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadShift[1]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayloadShift[1]                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadShift[1]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayloadShift[0]                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadShift[0]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayloadShift[0]                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadShift[0]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr|rChnlNext[3]                                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd|rChnlNext[3]                                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr|rChnlNext[2]                                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd|rChnlNext[2]                                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr|rChnlNext[1]                                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd|rChnlNext[1]                                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr|rChnlNext[0]                                                                                                                                                                                 ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd|rChnlNext[0]                                                                                                                               ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayloadTrain[2]                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadTrain[2]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayloadTrain[2]                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadTrain[2]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayloadTrain[1]                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadTrain[1]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayloadTrain[1]                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadTrain[1]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rMaxPayloadTrain[0]                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadTrain[0]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rMaxPayloadTrain[0]                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadTrain[0]                                                                                                              ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr|rChnlNextNext[3]                                                                                                                                                                             ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd|rChnlNextNext[3]                                                                                                                           ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr|rChnlNextNext[2]                                                                                                                                                                             ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd|rChnlNextNext[2]                                                                                                                           ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr|rChnlNextNext[1]                                                                                                                                                                             ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd|rChnlNextNext[1]                                                                                                                           ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr|rChnlNextNext[0]                                                                                                                                                                             ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd|rChnlNextNext[0]                                                                                                                           ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[0..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[5..31]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[0][0]                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[1][0]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[1][1]                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[0][1]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][1]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][1]  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[0][0]                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[1][0]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[1][1]                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[0][1]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[0]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][2]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][3]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][4]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][5]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][6]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][7]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][8]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][9]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][10] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][11] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][12] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][13] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][14] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][15] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][16] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][17] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][18] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][19] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][20] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][21] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][22] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][23] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][24] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][25] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][26] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][27] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][28] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][29] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][30] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][31] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][32] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][33] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][0]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[2..33]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][2]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][3]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][4]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][5]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][6]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][7]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][8]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][9]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][10]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][11]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][12]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][13]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][14]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][15]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][16]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][17]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][18]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][19]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][20]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][21]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][22]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][23]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][24]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][25]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][26]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][27]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][28]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][29]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][30]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][31]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][32]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][33]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][0]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][1]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][2]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][3]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][4]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][5]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][6]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][7]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][8]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][9]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][10]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][11]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][12]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][13]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][14]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][15]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][16]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][17]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][18]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][19]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][20]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][21]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][22]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][23]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][24]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][25]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][26]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][27]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][28]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][29]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][30]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][31]                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rMaxPayload[0..4]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[0..4]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[0..6]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][4]                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][61]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][4]                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][31]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplDAmt[0..2]                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplHAmt[7]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][61]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[61]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][61]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[61]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][69]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][61]                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][61]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][69]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][61]                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplD[0..2]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[0..4]                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rValid[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[0..9]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[1..10]                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[10]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor|rWordsRecvd[1]                                                                                                                                                                ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor|rWordsRecvdAdv[1]                                                                                                           ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rExtTagReq                                                                                                                                                                                                            ; Merged with riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rTxEngRdReqAck                                                                                                                                                      ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][34]                                                  ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][5] ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][34]                                                  ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][5] ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[0]                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|provide_count.rCount[0..4]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|provide_count.rCount[0..4]                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|provide_count.rCount[0,1]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst|rData[1][99]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][3]                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rStart[0..5]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_DW0_register|rData[31]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; LCD_SD:lm|LCD_Controller:u0|next_state[10]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; LCD_SD:lm|LCD_Controller:u0|state[10]                                                                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][29]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[25]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadShift[2]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[9]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][126]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][127]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[98,99]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][28]                                                            ; Merged with riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][27]          ;
; chnl_tester:test_channels[0].chnl_tester_i|rState~6                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|rState~7                                                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rState~2                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rState~3                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr|rState~2                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr|rState~3                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr|rState~4                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rState~2                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rState~3                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rArbState~3                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~5                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle~6                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_ADDR                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_WRITE                                                                                                                                  ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_READ                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|mdio_cycle.MDIO_END                                                                                                                                    ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~5                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~6                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~7                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST                                                                                                                                         ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                   ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST                                                                                                                                   ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST                                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST                                                                                                                                     ; Stuck at GND due to stuck port clear                                                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~3                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~4                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|ret_state~5                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                   ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~8                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~9                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                   ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~10                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|state~11                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr|rState.011                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr|rState.100                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[15]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[15]                                                                             ; Lost fanout                                                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rState.11                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register|reg_pipeline:pipeline_inst|rData[1][44]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                   ;
; Total Number of Removed Registers = 1820                                                                                                                                                                                                                                                                            ;                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[31]                                                                                                                                     ; Stuck at GND              ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|dprioin,                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|rConsumedSample[0],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[22],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[23],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[24],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[25],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[56],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][78],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][79],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][80],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[22],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[23],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[24],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[25],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[29],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][78],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][79],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][80],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][22],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][23],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][24],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][25],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][56],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[40],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[41],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[42],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[44],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[45],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[46],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[47],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[49],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[50],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[51],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[52],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[53],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[75],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[76],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[77],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][22],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][23],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][24],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][25],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][29],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[31],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[32],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[33],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[34],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[35],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[36],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[37],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[38],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[39],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[40],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[41],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[44],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[45],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[46],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[47],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[49],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[53],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[54],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[56],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[58],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[59],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[62],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[63],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[65],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[66],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[67],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[68],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[69],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[70],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[71],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[72],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[73],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[74],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[75],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[76],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[77],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[101],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[126],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[127],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[128],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[129],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[130],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[131],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[132],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[133],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[134],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[135],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[136],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[137],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[138],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[139],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[140],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[141],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[142],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[143],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[144],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[145],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[146],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[147],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[148],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[149],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[150],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[151],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[152],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[153],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[154],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[155],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[156],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[157],                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][30],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][31],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][32],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][33],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][64],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][40],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][41],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][42],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][44],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][45],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][46],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][47],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][49],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][50],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][51],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][52],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][53],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][75],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][76],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][77],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[54],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[55],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[57],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[58],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[78],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[79],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[80],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][30],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][31],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][32],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][33],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][37],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][0],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][31],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][32],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][33],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][34],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][35],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][36],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][37],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][38],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][39],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][40],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][41],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][44],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][45],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][46],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][47],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][49],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][53],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][54],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][56],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][58],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][59],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][62],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][63],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][65],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][66],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][67],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][68],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][69],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][70],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][71],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][72],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][73],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][74],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][75],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][76],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][77],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][101],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][126],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][127],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][128],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][129],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][130],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][131],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][132],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][133],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][134],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][135],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][136],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][137],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][138],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][139],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][140],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][141],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][142],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][143],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][144],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][145],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][146],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][147],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][148],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][149],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][150],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][151],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][152],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][153],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][154],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][155],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][156],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][157],                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[78],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[79],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[80],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][56],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][48],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][49],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][50],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][52],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][53],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][54],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][55],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][57],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][58],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][59],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][60],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][61],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][83],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][84],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][85],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][54],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][55],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][57],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][58],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][78],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][79],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][80],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][8],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][39],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][40],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][41],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][42],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][43],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][44],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][45],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][46],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][47],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][48],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][49],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][52],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][53],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][54],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][55],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][57],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][61],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][62],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][64],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][66],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][67],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][70],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][71],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][73],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][74],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][75],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][76],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][77],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][78],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][79],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][80],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][81],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][82],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][83],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][84],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][85],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][109],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][134],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][135],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][136],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][137],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][138],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][139],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][140],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][141],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][142],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][143],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][144],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][145],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][146],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][147],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][148],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][149],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][150],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][151],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][152],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][153],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][154],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][155],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][156],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][157],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][158],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][159],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][160],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][161],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][162],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][163],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][164],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][165],                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][78],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][79],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][80],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][40],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][41],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][42],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][44],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][45],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][46],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][47],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][49],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][50],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][51],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][52],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][53],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][75],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][76],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][77],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][62],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][63],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][65],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][66],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][86],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][87],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][88],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][0],                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][31],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][32],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][33],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][34],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][35],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][36],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][37],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][38],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][39],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][40],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][41],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][44],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][45],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][46],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][47],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][49],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][53],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][54],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][56],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][58],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][59],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][62],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][63],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][65],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][66],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][67],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][68],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][69],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][70],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][71],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][72],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][73],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][74],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][75],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][76],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][77],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][101],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][126],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][127],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][128],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][129],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][130],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][131],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][132],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][133],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][134],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][135],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][136],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][137],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][138],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][139],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][140],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][141],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][142],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][143],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][144],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][145],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][146],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][147],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][148],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][149],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][150],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][151],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][152],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][153],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][154],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][155],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][156],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][157],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][86],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][87],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][88],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][54],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][55],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][57],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][58],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][78],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][79],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][80],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][78],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][79],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][80],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rStartOffset[0],                                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][21],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[18],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[19],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[20],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[21],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][15],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][16],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][17],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][18],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][19],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][20],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][21],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][23],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][24],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][25],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][26],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][27],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][28],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][29],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][12],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][12],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][14],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][20],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][22],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[0],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[1],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[2],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[3],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[4],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[5],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[6],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[7],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[8],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[9],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[10],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[11],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[12],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[13],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[14],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[15],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[16],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[17],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[18],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[19],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[20],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[21],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[22],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[23],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[24],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[25],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[26],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[27],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[28],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[29],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[30],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect1[31],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[5],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[6],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[7],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[8],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[9],                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[10],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[11],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[12],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[13],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[14],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[15],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[16],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[17],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[18],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[19],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[20],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[21],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[22],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[23],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[24],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[25],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[26],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[27],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[28],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[29],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[30],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|rVect0[31],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[0][0],                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[1][0],                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[1][1],                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[0][1],                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[0],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][0],  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[2],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[3],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[4],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[5],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[6],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[7],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[8],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[9],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[10],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[11],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[12],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[13],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[14],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[15],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[16],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[17],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[18],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[19],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[20],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[21],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[22],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[23],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[24],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[25],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[26],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[27],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[28],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[29],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[30],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[31],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[32],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rDataOut[33],                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][2],  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][3],  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][4],  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][5],  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][6],  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][7],  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][8],  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][9],  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][10], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][11], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][12], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][13], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][14], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][15], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][16], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][17], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][18], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][19], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][20], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][21], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][22], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][23], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][24], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][25], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][26], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][27], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][28], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][29], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][30], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][31], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][32], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][33], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][0],                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][1],                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][2],                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][3],                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][4],                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][5],                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][6],                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][7],                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][8],                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][9],                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][10],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][11],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][12],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][13],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][14],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][15],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][16],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][17],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][18],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][19],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][20],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][21],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][22],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][23],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][24],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][25],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][26],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][27],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][28],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][29],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][30],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst|rData[1][31],                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rMaxPayload[0],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rMaxPayload[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rMaxPayload[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rMaxPayload[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rMaxPayload[4],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[0],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[1],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[2],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[3],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[4],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[0],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[1],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[2],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[3],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[4],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[5],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[6],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][4],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][61],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][4],                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][31],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplDAmt[0],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplDAmt[1],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplDAmt[2],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplHAmt[7],                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][61],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[61],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][61],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[61],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][69],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst|rData[1][61],                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][61],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst|rData[1][69],                                                 ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst|rData[1][61],                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplD[0],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplD[1],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplD[2],                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[2],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[1],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[0],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[3],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[4],                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[9],                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[8],                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[7],                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[6],                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[5],                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[4],                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[3],                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[2],                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[1],                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[0],                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[10],                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[9],                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[8],                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[7],                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[6],                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[5],                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[4],                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[3],                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[2],                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[1],                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[10],                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rStart[5],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rStart[4],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rStart[3],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rStart[2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rStart[1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rStart[0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayloadShift[2],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[9],                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register|reg_pipeline:pipeline_inst|rData[1][44]                                                                                                                                                                                  ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|count_mdio_st[6]                                                                                                                                      ; Stuck at GND              ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[29],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[28],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[15],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[14],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[13],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[12],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[11],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[10],                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[9],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[8],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[7],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[6],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[5],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[4],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[3],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[2],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[1],                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|shift_dprioin[0]                                                                                                                                       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][43]                                                                                                                                                                                  ; Stuck at VCC              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][43],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][0],                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][30],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][1],                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][15],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][16],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][17],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][18],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][19],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][20],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][13],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][14]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][54]                                                                                                                                                                                  ; Stuck at VCC              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][54],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][24],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][25],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][27],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][28],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][54],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][55],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][57],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][58]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][73]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][2],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][2],                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rStartOffset[0],                                                                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[0][0],                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[1][0],                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[1][1],                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rMuxSelect[0][1]                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][67]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][0],                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][1], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][1], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rValid[1],   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtrPlus1[0]                                        ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][25]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][54],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][55],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][57],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][58],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][29],                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[25]                                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][22]                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[0],                                                                                        ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[15],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[16],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[17],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[12],                                                                                       ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rDataOut[14]                                                                                        ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|sd_state[0]                                                                                                                                                                                                                                                   ; Lost Fanouts              ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[7],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_sd_strb0[6],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_sd_strb1[7],                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[19],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_sd_idl_cnt[17],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|sd_state[1]                                                                                                                                                                                                                                                    ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[53]                                                                                                                                                                                                             ; Lost Fanouts              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[43],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[33],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[23],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[13],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[3],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rCountLen[3]                                                                                                                                                                                                          ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[52]                                                                                                                                                                                                             ; Lost Fanouts              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[42],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[32],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[22],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[12],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[2],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rCountLen[2]                                                                                                                                                                                                          ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[51]                                                                                                                                                                                                             ; Lost Fanouts              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[41],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[31],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[21],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[11],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rLen[1],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rCountLen[1]                                                                                                                                                                                                          ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ltssm_detect                                                                                                                                                                                                                                                  ; Lost Fanouts              ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ltssm_r[4],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ltssm_r[3],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ltssm_r[2],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ltssm_r[1],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ltssm_r[0]                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][53]                                                                                                                                                                                  ; Stuck at VCC              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][53],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][30],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][0],                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][60]                                                            ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate~4                                                                                                                                              ; Lost Fanouts              ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_WR_ST,                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CTRL_RD_ST,                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.ERR_ST,                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_FRAME_ST                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][38]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][38],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][39],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][69]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][39]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][39],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][40],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][70]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][40]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][40],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][41],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][71]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][41]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][41],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][42],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][72]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][42]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][42],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][43],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][73]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][44]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][44],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][1],                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][31]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][45]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][45],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][2],                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][32]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][46]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][46],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][3],                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][33]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][47]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][47],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][4],                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][34]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][114]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][43],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][43],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][9]  ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][49]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][49],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][6],                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][36]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][50]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][50],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][7],                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][37]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][51]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][51],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][8],                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][38]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][52]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][52],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][9],                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][39]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][137]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][66],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][66],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][32] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][115]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][44],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][44],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][10] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][107]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][36],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][36],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][2]  ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][108]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][37],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][37],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][3]  ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][109]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][38],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][38],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][4]  ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][110]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][39],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][39],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][5]  ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][111]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][40],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][40],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][6]  ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][112]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][41],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][41],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][7]  ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][113]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][42],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][42],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][8]  ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][138]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][67],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][67],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][33] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][124]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][53],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][53],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][19] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][116]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][45],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][45],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][11] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][117]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][46],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][46],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][12] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][118]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][47],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][47],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][13] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][119]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][48],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][48],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][14] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][120]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][49],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][49],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][15] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][121]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][50],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][50],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][16] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][122]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][51],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][51],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][17] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][123]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][52],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][52],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][18] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][125]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][54],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][54],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][20] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][126]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][55],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][55],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][21] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][127]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][56],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][56],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][22] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][128]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][57],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][57],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][23] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][129]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][58],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][58],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][24] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][130]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][59],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][59],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][25] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][131]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][60],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][60],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][26] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][132]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][61],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][61],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][27] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][133]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][62],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][62],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][28] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][134]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][63],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][63],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][29] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][135]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][64],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][64],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][30] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][48]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][48],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][5],                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][35]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][0]                                                                                                                                                                                   ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][0],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][14],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][44]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][136]                                                                                                                                                                                 ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][65],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][65],                   ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][31] ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][31]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][31],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][32],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][62]                                                            ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|extended_dprio_access                                                                                                                                 ; Stuck at GND              ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|valid_addrreg,                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|read_cycle,                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|write_cycle                                                                                                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][32]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][32],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][33],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][63]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][33]                                                                                                                                                                                  ; Stuck at VCC              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][33],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][34],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][64]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][34]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][34],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][35],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][65]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][35]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][35],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][36],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][66]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][36]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][36],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][37],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][67]                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][37]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][37],                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][38],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][68]                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][64]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][126],                                                          ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[98]                                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][65]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][127],                                                          ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[99]                                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][68]                                                                                                                                                                                  ; Stuck at VCC              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][1],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][1]                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_START_ST                                                                                                                                  ; Stuck at GND              ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_CLR_ST,                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.MDIO_PRE_ST                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|translation_altera:trans|rCfgCompleterId[2]                                                                                                                                                                                                                                               ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][50],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][50]                                                                            ;
; riffa_wrapper_de2i:riffa|translation_altera:trans|rCfgCompleterId[1]                                                                                                                                                                                                                                               ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][49],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][49]                                                                            ;
; riffa_wrapper_de2i:riffa|translation_altera:trans|rCfgCompleterId[0]                                                                                                                                                                                                                                               ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][48],                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][48]                                                                            ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][74]                                                                                                                                                                                  ; Stuck at VCC              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst|rData[1][3],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][3]                     ;
; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.IDLE_ST                                                                                                                                        ; Stuck at GND              ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CHECK_ADDR_ST,                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port clear   ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0|cstate.CLEAR_WAITREQ_ST                                                                                                                                ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][32]                                                                           ; Stuck at VCC              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][62]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][33]                                                                           ; Stuck at VCC              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][63]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][34]                                                                           ; Stuck at VCC              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][64]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][35]                                                                           ; Stuck at VCC              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][65]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][45]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][75]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][46]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][76]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][47]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][77]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|rConsumed[0]                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|rConsumedStable[0]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst|rData[1][0] ; Lost Fanouts              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst|rData[1][3]                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][10]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][40]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][10]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][40]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][11]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][41]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][15]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][45]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][16]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][46]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][17]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][47]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][19]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][49]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][23]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][53]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][26]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][56]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][29]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][59]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][44]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][74]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][45]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][75]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][46]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][76]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][47]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][77]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][71]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][101]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][96]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][126]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][97]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][127]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][98]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][128]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][99]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][129]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][100]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][130]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][101]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][131]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][102]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][132]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][103]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][133]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][104]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][134]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][105]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][135]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][11]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][41]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][107]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][137]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][108]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][138]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][109]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][139]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][110]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][140]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][111]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][141]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][112]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][142]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][113]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][143]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][114]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][144]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][115]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][145]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][116]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][146]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][117]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][147]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][118]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][148]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][119]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][149]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][120]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][150]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][121]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][151]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][122]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][152]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][123]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][153]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][124]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][154]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][106]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][136]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][126]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][156]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][127]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][157]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][12]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][42]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][13]                                                                           ; Stuck at VCC              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][43]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][14]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][44]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][15]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][45]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][16]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][46]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][17]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][47]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][18]                                                                           ; Stuck at VCC              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][48]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|p0addr                                                                                                                                                        ; Stuck at VCC              ; ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr_l[0]                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][19]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][49]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][20]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][50]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][21]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][51]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][22]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][52]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst|rData[1][99]                                                                                                               ; Lost Fanouts              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_DW0_register|rData[31]                                                                                                                                        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr|rState~2                                                                                                                                                                                                                    ; Lost Fanouts              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr|rState.011                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][23]                                                                           ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][53]                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][55]                                                                                                                                                                                  ; Stuck at GND              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst|rData[1][55]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst|rData[1][125]                                                                          ; Stuck at GND              ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst|rData[1][155]                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8611  ;
; Number of registers using Synchronous Clear  ; 974   ;
; Number of registers using Synchronous Load   ; 663   ;
; Number of registers using Asynchronous Clear ; 295   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4277  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rxdigitalreset_r                                                                                                                     ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|txdigitalreset_r                                                                                                                     ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[2]                                                                                                                            ; 52      ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[1]                                                                                                                            ; 1       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty        ; 41      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[0]                                            ; 89      ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[1]                                                                                                            ; 1       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|ld_ws_tmr                                                                                                                            ; 22      ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[19]                                                                                                                  ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[18]                                                                                                                  ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[17]                                                                                                                  ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[16]                                                                                                                  ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[15]                                                                                                                  ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[14]                                                                                                                  ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[13]                                                                                                                  ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[12]                                                                                                                  ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[11]                                                                                                                  ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[10]                                                                                                                  ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[9]                                                                                                                   ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[8]                                                                                                                   ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[7]                                                                                                                   ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                                   ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[5]                                                                                                                   ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[4]                                                                                                                   ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[3]                                                                                                                   ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[2]                                                                                                                   ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[1]                                                                                                                   ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[0]                                                                                                                   ; 2       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|arst_r[0]                                                                                                                            ; 1       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare|rEmpty         ; 1       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty2       ; 1       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rLastDoneRead                                            ; 2       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty    ; 13      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[0]   ; 4       ;
; PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|busy_altgxb_reconfig_r[0]                                                                                                            ; 1       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rMainState[0]                                            ; 46      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rState[0]                                            ; 53      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rEmpty                                                      ; 7       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rRdState[0]                                     ; 8       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rNotRequesting                                           ; 6       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rLastDoneRead                                            ; 3       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rTxState[0]                                              ; 14      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rState[0]                                            ; 54      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[0]     ; 2       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rRxState[0]                                              ; 44      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare|rEmpty     ; 1       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rEmpty2   ; 1       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull|rBinP1[0]       ; 3       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtrPlus1[0]                                              ; 4       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor|rState[0]                                           ; 8       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty|rBinP1[0] ; 4       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rMaxLen                                                  ; 11      ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtrPlus1[0]                                              ; 4       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rWrPtrPlus1[0]                                              ; 4       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtrPlus1[0]                         ; 4       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rCapState[0]                                                                                ; 7       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rEmpty                                                      ; 5       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rRdState[0]                                     ; 5       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rRdPtrPlus1[0]                                              ; 4       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rEmpty                                 ; 3       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rRdPtrPlus1[0]                         ; 4       ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rMainState[0]                                                                               ; 7       ;
; Total number of inverted registers = 62                                                                                                                                                   ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                       ; RAM Name                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[0]                                                                                                                                                                                                                                    ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[1]                                                                                                                                                                                                                                    ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[2]                                                                                                                                                                                                                                    ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[3]                                                                                                                                                                                                                                    ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[4]                                                                                                                                                                                                                                    ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[5]                                                                                                                                                                                                                                    ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[6]                                                                                                                                                                                                                                    ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[7]                                                                                                                                                                                                                                    ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[8]                                                                                                                                                                                                                                    ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[9]                                                                                                                                                                                                                                    ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[10]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[11]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[12]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[13]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[14]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[15]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[16]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[17]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[18]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[19]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[20]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[21]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[22]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[23]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[24]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[25]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[26]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[27]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[28]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[29]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[30]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[31]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[32]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[33]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[34]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[35]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[36]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[37]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[38]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[39]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[40]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[41]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[42]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[43]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[44]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[45]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[46]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[47]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[48]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[49]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[50]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[51]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[52]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[53]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[54]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[55]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[56]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[57]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[58]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[59]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[60]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[61]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[62]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[63]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[64]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[65]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[66]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[67]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[68]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[69]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[70]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[71]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[72]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[73]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[74]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[75]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1_bypass[76]                                                                                                                                                                                                                                   ; chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1                                                                                                                                                                                                                                   ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[0]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[1]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[2]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[3]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[4]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[5]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[6]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[7]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[8]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[9]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[10] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[11] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[12] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[13] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[14] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[15] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[16] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[17] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[18] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[19] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[20] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[21] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[22] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[23] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[24] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[25] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[26] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[27] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[28] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[29] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[30] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[31] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[32] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[33] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[34] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[35] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[36] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[37] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[38] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[39] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[40] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[41] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[42] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[43] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[44] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[45] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[46] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[47] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[48] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[49] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[50] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[51] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[52] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[53] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[0]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[1]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[2]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[3]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[4]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[5]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[6]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[7]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[8]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[9]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[10] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[11] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[12] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[13] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[14] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[15] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[16] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[17] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[18] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[19] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[20] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[21] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[22] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[23] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[24] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[25] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[26] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[27] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[28] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[29] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[30] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[31] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[32] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[33] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[34] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[35] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[36] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[37] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[38] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[39] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[40] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[41] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[42] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[43] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[44] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[45] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[46] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[47] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[48] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[49] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[50] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[51] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[52] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[53] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[0]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[1]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[2]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[3]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[4]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[5]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[6]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[7]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[8]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[9]  ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[10] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[11] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[12] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[13] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[14] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[15] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[16] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[17] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[18] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[19] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[20] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[21] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[22] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[23] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[24] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[25] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[26] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[27] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[28] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[29] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[30] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[31] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[32] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[33] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[34] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[35] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[36] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[37] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[38] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[39] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[40] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[41] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[42] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[43] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[44] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[45] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[46] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[47] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[48] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[49] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[50] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[51] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[52] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0_bypass[53] ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0 ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[0]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[1]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[2]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[3]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[4]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[5]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[6]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[7]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[8]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[9]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[10]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[11]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[12]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[13]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[14]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[15]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[16]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[17]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[18]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[19]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[20]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[21]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[22]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[23]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[24]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[25]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[26]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[27]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[28]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[29]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[30]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[31]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[32]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[33]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[34]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[35]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[36]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[37]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[38]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[39]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[40]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[41]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[42]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[43]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[44]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[45]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[46]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[47]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[48]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[49]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[50]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[51]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[52]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[53]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[54]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[55]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[56]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[57]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[58]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[59]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[60]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[61]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[62]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[63]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[64]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[65]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[66]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[67]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[68]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[69]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[70]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[71]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[72]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[73]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[74]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[75]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[76]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[77]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[78]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[79]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[80]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[81]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[82]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[83]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[84]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[85]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[86]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[87]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[88]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[89]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[90]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[91]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[92]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[93]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[94]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[95]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[96]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[97]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[98]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[99]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[100]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[101]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[102]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[103]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[104]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[105]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[106]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[107]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[108]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[109]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[110]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[111]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[112]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[113]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[114]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[115]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[116]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[117]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[118]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[119]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[120]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[121]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[122]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[123]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[124]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[125]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[126]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[127]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[128]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[129]                                                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[0]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[1]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[2]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[3]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[4]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[5]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[6]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[7]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[8]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[9]                                                             ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[10]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[11]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[12]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[13]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[14]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[15]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[16]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[17]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[18]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[19]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[20]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[21]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[22]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[23]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[24]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[25]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[26]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[27]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[28]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[29]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[30]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[31]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[32]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[33]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[34]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[35]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[36]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[37]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[38]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[39]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[40]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[41]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[42]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[43]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[44]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[45]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[46]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[47]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[48]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[49]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[50]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[51]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[52]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[53]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[54]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[55]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[56]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[57]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[58]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[59]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[60]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[61]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[62]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[63]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[64]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[65]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[66]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[67]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[68]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0_bypass[69]                                                            ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                                                       ; Megafunction                                                                                                                                                                      ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|rDout[0..11]                                                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|rRAM_rtl_0                                                                             ; RAM        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|rDout[0..63] ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|rRAM_rtl_0 ; RAM        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|rDout[0..5]                                                                              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|rRAM_rtl_0                                                                             ; RAM        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|rDout[0..7]                                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|rRAM_rtl_0                                            ; RAM        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|rDout[0..63]                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|rRAM_rtl_0                       ; RAM        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|rDout[0..31]                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|rRAM_rtl_0                                                                        ; RAM        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|rDout[0..31]                                                                        ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|rRAM_rtl_0                                                                        ; RAM        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|rDout[0..63]                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|rRAM_rtl_0                       ; RAM        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|rDout[0..63]  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|rRAM_rtl_0  ; RAM        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|rDout[0..11]                                              ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|rRAM_rtl_0                                              ; RAM        ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rFlushed[0..3]                                     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedFlushed_rtl_0                     ; SHIFT_TAPS ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedFlushed                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedFlushed_rtl_0                     ; SHIFT_TAPS ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDone[0..4]                                                                     ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedFlushed_rtl_0                     ; SHIFT_TAPS ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rData[0..319]                                                                   ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedFlushed_rtl_0                     ; SHIFT_TAPS ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rDataIn[0..63]                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData_rtl_0                                                                 ; SHIFT_TAPS ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataOut[0..63]                                                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData_rtl_0                                                                 ; SHIFT_TAPS ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData[0..63]                                                                  ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData_rtl_0                                                                 ; SHIFT_TAPS ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rValsProp[0..2]                                    ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rValsProp_rtl_0                                  ; SHIFT_TAPS ;
; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst|rDataShift[0..2][15..17,19,23]                         ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rValsProp_rtl_0                                  ; SHIFT_TAPS ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rConsumedHist[0..5]                             ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rValsProp_rtl_0                                  ; SHIFT_TAPS ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rCountHist[0,2,4]                               ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rValsProp_rtl_0                                  ; SHIFT_TAPS ;
; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rDE[0..5]                                                                       ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rValsProp_rtl_0                                  ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rShift[0]                                                                                                                                                                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rPosNow[1]                                                                                                                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTagCurr[4]                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|rx_pll_freq_locked_cnt[2]                                                                                                                                                                                                         ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|rData[15]                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rAckCount[7]                                                                                                                                          ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rAckCount[7]                                                                                                                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rAckCount[8]                                                                                                                                      ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE2Gen1x1If64|LCD_SD:lm|Delay[2]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rReqLen[5]                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rDoneLen[16]                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rDoneLen[10]                                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtrPlus1[5]           ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtr[8]                ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rRdPtr[0]                                                                                                                                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_ctl[21]                                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[15]                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst|rCtrValue[12]                                                ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rData[1][14]            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rData[1][30]            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rData[1][18]            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rData[1][4]             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rData[1][56]            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rData[1][51]            ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst|rData[1][64]            ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|rWrPtr[9]                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register|rData[4]                                                                                                                ;
; 3:1                ; 37 bits   ; 74 LEs        ; 37 LEs               ; 37 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:meta_DW1_register|rData[11]                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtrPlus1[3]           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtrPlus1[2]           ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr[7]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedCount[1]                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rErrOut[32]                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDEOut[1]                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rMaxPayload[7]                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgTxFifoPacker|rPackedCount[0]                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rWrLen[7]                                                                                                                                                                                ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rRdPtrPlus1[4]                                                                                                                                           ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|rWrPtr[7]                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:sgRxFifoPacker|rPackedCount[0]                                                                                                                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rValidPos[29]                                                                                                                                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rValidPos[11]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr[4]                                                                           ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rWrPtrPlus1[4]           ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rWrPtr[1]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtrPlus1[0]                                                                      ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rRdPtrPlus1[1]                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst|rCtrValue[1]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst|rCtrValue[1]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rRdLen[6]                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtrPlus1[4]                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rWrPtr[0]                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rRdPtr[2]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMaxPayload[7]                                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr|rReqChnlNext[3]                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rValidCount[17]                                                                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|rValidCount[0]                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rPos[1]                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|rRdPtr[0]                                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|rWrPtrPlus1[2]                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd|rReqChnlNext[3]                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rMaxRecv[9]                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd|rChnlNextNext[2]                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst|o_tl_cfg_sts[37]                                                                                                                        ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|rWrPtrPlus1[4]                                                                                                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|pll_locked_cnt[0]                                                                                                                                                                                                                 ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|rData[40]                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rTag[4]                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2Gen1x1If64|rRstCtr[0]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter|rCtrValue[2]                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter|rCtrValue[3]                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr|rReqChnl[3]                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd|rReqChnl[2]                                                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[11]                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2Gen1x1If64|LCD_SD:lm|L_Addr[1]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[3] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst|rCtrValue[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst|rCtrValue[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDEOut[33]                                                                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUse[19]                                                                                                                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|rUse[0]                                                                                                                                                                                                           ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc|rCplH[2]                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rRdLen[1]                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rWrLen[1]                                                                                                                                                                                ;
; 16:1               ; 10 bits   ; 100 LEs       ; 10 LEs               ; 90 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rCount[5]                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[3]                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|dataout[9]                                                                                                                        ;
; 32:1               ; 13 bits   ; 273 LEs       ; 104 LEs              ; 169 LEs                ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][94]                                                                                                                                                      ;
; 32:1               ; 4 bits    ; 84 LEs        ; 24 LEs               ; 60 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][77]                                                                                                                                                      ;
; 32:1               ; 14 bits   ; 294 LEs       ; 70 LEs               ; 224 LEs                ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst|rData[1][82]                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|counter[4]                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2Gen1x1If64|LCD_SD:lm|LCD_Controller:u0|next_state[0]                                                                                                                                                                                                                                              ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader|rCapState[1]                                                                                                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader|rCapState[0]                                                                                                                                 ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|rFifoData[9]                                                                                                                                   ;
; 7:1                ; 26 bits   ; 104 LEs       ; 26 LEs               ; 78 LEs                 ; Yes        ; |DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|rCount[10]                                                                                                                                                                                                                                  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rClear[18]                                                                                                                                                                       ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rClear[5]                                                                                                                                                                        ;
; 8:1                ; 72 bits   ; 360 LEs       ; 144 LEs              ; 216 LEs                ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_requester_mux:requesterMux|rAddr[63]                                                                                                                                ;
; 19:1               ; 2 bits    ; 24 LEs        ; 2 LEs                ; 22 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|rMainState[1]                                                                                                                                                                            ;
; 7:1                ; 33 bits   ; 132 LEs       ; 66 LEs               ; 66 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|rFifoData[0]                                                                                                                                   ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|rState[1]                                                                                                                                                    ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[10]                                                                                                                                                                    ;
; 8:1                ; 6 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rDataAddr[2]                                                                                                                                                                     ;
; 66:1               ; 2 bits    ; 88 LEs        ; 12 LEs               ; 76 LEs                 ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor|rState[4]                                                                                                                                        ;
; 70:1               ; 3 bits    ; 138 LEs       ; 30 LEs               ; 108 LEs                ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rMainState[1]                                                                                                                                         ;
; 262:1              ; 3 bits    ; 522 LEs       ; 36 LEs               ; 486 LEs                ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rMainState[5]                                                                                                                                         ;
; 262:1              ; 2 bits    ; 348 LEs       ; 14 LEs               ; 334 LEs                ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rMainState[7]                                                                                                                                         ;
; 262:1              ; 2 bits    ; 348 LEs       ; 14 LEs               ; 334 LEs                ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rMainState[4]                                                                                                                                         ;
; 263:1              ; 4 bits    ; 700 LEs       ; 52 LEs               ; 648 LEs                ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rTxState[6]                                                                                                                                           ;
; 264:1              ; 4 bits    ; 704 LEs       ; 72 LEs               ; 632 LEs                ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rRxState[4]                                                                                                                                           ;
; 264:1              ; 2 bits    ; 352 LEs       ; 20 LEs               ; 332 LEs                ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer|rTxState[3]                                                                                                                                           ;
; 265:1              ; 2 bits    ; 352 LEs       ; 20 LEs               ; 332 LEs                ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rRxState[1]                                                                                                                                           ;
; 266:1              ; 7 bits    ; 1239 LEs      ; 154 LEs              ; 1085 LEs               ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq|rState[5]                                                                                                                                         ;
; 266:1              ; 7 bits    ; 1239 LEs      ; 154 LEs              ; 1085 LEs               ; Yes        ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq|rState[3]                                                                                                                                         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE2Gen1x1If64|PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes|waitstate_timer[6]                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst|rArbState                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE2Gen1x1If64|ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb|cal_rx_lr                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|rRdPtr                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|rRdPtr                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|rRdPtr                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|Add1                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|Mux0                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|Mux61                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|Mux131                                                                                                                                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2Gen1x1If64|LCD_SD:lm|c_start                                                                                                                                                                                                                                                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|ShiftRight0                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|ShiftRight0                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|_rLenLast                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2Gen1x1If64|LCD_SD:lm|c_DATA[6]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2Gen1x1If64|LCD_SD:lm|c_DATA[4]                                                                                                                                                                                                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|ShiftLeft3                                                                                                                                                                       ;
; 7:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|Selector28                                                                                                                                                                                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|Selector34                                                                                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2Gen1x1If64|chnl_tester:test_channels[0].chnl_tester_i|Selector35                                                                                                                                                                                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|rState                                                                                                                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2Gen1x1If64|riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|rState                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; DPRIO_CHANNEL_NUM ; 11    ; -    ; address_pres_reg[11]                                                                                     ;
; DPRIO_CHANNEL_NUM ; 10    ; -    ; address_pres_reg[10]                                                                                     ;
; DPRIO_CHANNEL_NUM ; 9     ; -    ; address_pres_reg[9]                                                                                      ;
; DPRIO_CHANNEL_NUM ; 8     ; -    ; address_pres_reg[8]                                                                                      ;
; DPRIO_CHANNEL_NUM ; 7     ; -    ; address_pres_reg[7]                                                                                      ;
; DPRIO_CHANNEL_NUM ; 6     ; -    ; address_pres_reg[6]                                                                                      ;
; DPRIO_CHANNEL_NUM ; 5     ; -    ; address_pres_reg[5]                                                                                      ;
; DPRIO_CHANNEL_NUM ; 4     ; -    ; address_pres_reg[4]                                                                                      ;
; DPRIO_CHANNEL_NUM ; 3     ; -    ; address_pres_reg[3]                                                                                      ;
; DPRIO_CHANNEL_NUM ; 2     ; -    ; address_pres_reg[2]                                                                                      ;
; DPRIO_CHANNEL_NUM ; 1     ; -    ; address_pres_reg[1]                                                                                      ;
; DPRIO_CHANNEL_NUM ; 0     ; -    ; address_pres_reg[0]                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[0]                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[11]                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[10]                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[9]                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[8]                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[7]                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[6]                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[5]                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[4]                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[3]                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[2]                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; address_pres_reg[1]                                                                                      ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DPRIO_INTERFACE_REG ; ON    ; -    ; addr_shift_reg[31]                                                                                                                         ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                  ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                  ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                       ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[0]                                                                                                                            ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[1]                                                                                                                            ;
; DPRIO_INTERFACE_REG ; ON    ; -    ; startup_cntr[2]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[31]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[31]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[30]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[30]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[29]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[29]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[28]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[28]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[27]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[27]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[26]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[26]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[25]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[25]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[24]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[24]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[23]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[23]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[22]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[22]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[21]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[21]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[20]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[20]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[19]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[19]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[18]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[18]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[17]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[17]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[16]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[16]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[15]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[15]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[14]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[14]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[13]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[13]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[12]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[12]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[11]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[11]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[10]                                                                                                                         ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[10]                                                                                                                         ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[9]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[9]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[8]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[8]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[7]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[7]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[6]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[6]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[5]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[5]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[4]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[4]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[3]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[3]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[2]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[2]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[1]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[1]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; addr_shift_reg[0]                                                                                                                          ;
; POWER_UP_LEVEL      ; LOW   ; -    ; addr_shift_reg[0]                                                                                                                          ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[15]                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[15]                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[14]                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[14]                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[13]                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[13]                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[12]                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[12]                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[11]                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[11]                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[10]                                                                                                                      ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[10]                                                                                                                      ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[9]                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[9]                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[8]                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[8]                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[7]                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[7]                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[6]                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[6]                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[5]                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[5]                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[4]                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[4]                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[3]                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[3]                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[2]                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[2]                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[1]                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[1]                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; in_data_shift_reg[0]                                                                                                                       ;
; POWER_UP_LEVEL      ; LOW   ; -    ; in_data_shift_reg[0]                                                                                                                       ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[15]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[15]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[14]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[14]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[13]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[13]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[12]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[12]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[11]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[11]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[10]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[10]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[9]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[9]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[8]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[8]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[7]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[7]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[6]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[6]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[5]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[5]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[4]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[4]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[3]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[3]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[2]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[2]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[1]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[1]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; rd_out_data_shift_reg[0]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; rd_out_data_shift_reg[0]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[0]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[0]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[1]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[1]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[0]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[0]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; startup_cntr[2]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; startup_cntr[2]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[2]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[1]                                                                                                                            ;
; POWER_UP_LEVEL      ; LOW   ; -    ; state_mc_reg[0]                                                                                                                            ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[31]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[31]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[30]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[30]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[29]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[29]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[28]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[28]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[27]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[27]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[26]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[26]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[25]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[25]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[24]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[24]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[23]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[23]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[22]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[22]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[21]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[21]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[20]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[20]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[19]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[19]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[18]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[18]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[17]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[17]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[16]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[16]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[15]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[15]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[14]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[14]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[13]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[13]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[12]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[12]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[11]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[11]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[10]                                                                                                                  ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[10]                                                                                                                  ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[9]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[9]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[8]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[8]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[7]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[7]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[6]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[6]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[5]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[5]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[4]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[4]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[3]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[3]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[2]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[2]                                                                                                                   ;
; PRESERVE_REGISTER   ; ON    ; -    ; wr_out_data_shift_reg[1]                                                                                                                   ;
; POWER_UP_LEVEL      ; LOW   ; -    ; wr_out_data_shift_reg[1]                                                                                                                   ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes ;
+--------------------------+--------------+------+----------------------------+
; Assignment               ; Value        ; From ; To                         ;
+--------------------------+--------------+------+----------------------------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; serdes_rst_state           ;
+--------------------------+--------------+------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate ;
+--------------------------+--------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment               ; Value        ; From ; To                                                                                                            ;
+--------------------------+--------------+------+---------------------------------------------------------------------------------------------------------------+
; STATE_MACHINE_PROCESSING ; USER_ENCODED ; -    ; rState                                                                                                        ;
+--------------------------+--------------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1|altsyncram_u0h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_69h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_83h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0|altsyncram_e0h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0|altsyncram_atg1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0|altsyncram_etg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0|altsyncram_k9h1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_e9h1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0|altsyncram_04h1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0|altsyncram_40h1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0|shift_taps_dam:auto_generated|altsyncram_6i81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0|shift_taps_9am:auto_generated|altsyncram_3p31:altsyncram4 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0|shift_taps_1am:auto_generated|altsyncram_jo31:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE2Gen1x1If64 ;
+---------------------+-------+-------------------------------------------------+
; Parameter Name      ; Value ; Type                                            ;
+---------------------+-------+-------------------------------------------------+
; C_NUM_CHNL          ; 1     ; Signed Integer                                  ;
; C_NUM_LANES         ; 1     ; Signed Integer                                  ;
; C_PCI_DATA_WIDTH    ; 64    ; Signed Integer                                  ;
; C_MAX_PAYLOAD_BYTES ; 256   ; Signed Integer                                  ;
; C_LOG_NUM_TAGS      ; 5     ; Signed Integer                                  ;
+---------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component ;
+-------------------------------+----------------------------------------+--------------------------------------------+
; Parameter Name                ; Value                                  ; Type                                       ;
+-------------------------------+----------------------------------------+--------------------------------------------+
; OPERATION_MODE                ; NORMAL                                 ; Untyped                                    ;
; PLL_TYPE                      ; AUTO                                   ; Untyped                                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=ALTPLL50I50O125O250O ; Untyped                                    ;
; QUALIFY_CONF_DONE             ; OFF                                    ; Untyped                                    ;
; COMPENSATE_CLOCK              ; CLK0                                   ; Untyped                                    ;
; SCAN_CHAIN                    ; LONG                                   ; Untyped                                    ;
; PRIMARY_CLOCK                 ; INCLK0                                 ; Untyped                                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                  ; Signed Integer                             ;
; INCLK1_INPUT_FREQUENCY        ; 0                                      ; Untyped                                    ;
; GATE_LOCK_SIGNAL              ; NO                                     ; Untyped                                    ;
; GATE_LOCK_COUNTER             ; 0                                      ; Untyped                                    ;
; LOCK_HIGH                     ; 1                                      ; Untyped                                    ;
; LOCK_LOW                      ; 1                                      ; Untyped                                    ;
; VALID_LOCK_MULTIPLIER         ; 1                                      ; Untyped                                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                                      ; Untyped                                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                    ; Untyped                                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                    ; Untyped                                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                    ; Untyped                                    ;
; SKIP_VCO                      ; OFF                                    ; Untyped                                    ;
; SWITCH_OVER_COUNTER           ; 0                                      ; Untyped                                    ;
; SWITCH_OVER_TYPE              ; AUTO                                   ; Untyped                                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                                ; Untyped                                    ;
; BANDWIDTH                     ; 0                                      ; Untyped                                    ;
; BANDWIDTH_TYPE                ; AUTO                                   ; Untyped                                    ;
; SPREAD_FREQUENCY              ; 0                                      ; Untyped                                    ;
; DOWN_SPREAD                   ; 0                                      ; Untyped                                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                    ; Untyped                                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                    ; Untyped                                    ;
; CLK9_MULTIPLY_BY              ; 0                                      ; Untyped                                    ;
; CLK8_MULTIPLY_BY              ; 0                                      ; Untyped                                    ;
; CLK7_MULTIPLY_BY              ; 0                                      ; Untyped                                    ;
; CLK6_MULTIPLY_BY              ; 0                                      ; Untyped                                    ;
; CLK5_MULTIPLY_BY              ; 1                                      ; Untyped                                    ;
; CLK4_MULTIPLY_BY              ; 1                                      ; Untyped                                    ;
; CLK3_MULTIPLY_BY              ; 1                                      ; Untyped                                    ;
; CLK2_MULTIPLY_BY              ; 5                                      ; Signed Integer                             ;
; CLK1_MULTIPLY_BY              ; 5                                      ; Signed Integer                             ;
; CLK0_MULTIPLY_BY              ; 1                                      ; Signed Integer                             ;
; CLK9_DIVIDE_BY                ; 0                                      ; Untyped                                    ;
; CLK8_DIVIDE_BY                ; 0                                      ; Untyped                                    ;
; CLK7_DIVIDE_BY                ; 0                                      ; Untyped                                    ;
; CLK6_DIVIDE_BY                ; 0                                      ; Untyped                                    ;
; CLK5_DIVIDE_BY                ; 1                                      ; Untyped                                    ;
; CLK4_DIVIDE_BY                ; 1                                      ; Untyped                                    ;
; CLK3_DIVIDE_BY                ; 1                                      ; Untyped                                    ;
; CLK2_DIVIDE_BY                ; 1                                      ; Signed Integer                             ;
; CLK1_DIVIDE_BY                ; 2                                      ; Signed Integer                             ;
; CLK0_DIVIDE_BY                ; 1                                      ; Signed Integer                             ;
; CLK9_PHASE_SHIFT              ; 0                                      ; Untyped                                    ;
; CLK8_PHASE_SHIFT              ; 0                                      ; Untyped                                    ;
; CLK7_PHASE_SHIFT              ; 0                                      ; Untyped                                    ;
; CLK6_PHASE_SHIFT              ; 0                                      ; Untyped                                    ;
; CLK5_PHASE_SHIFT              ; 0                                      ; Untyped                                    ;
; CLK4_PHASE_SHIFT              ; 0                                      ; Untyped                                    ;
; CLK3_PHASE_SHIFT              ; 0                                      ; Untyped                                    ;
; CLK2_PHASE_SHIFT              ; 0                                      ; Untyped                                    ;
; CLK1_PHASE_SHIFT              ; 0                                      ; Untyped                                    ;
; CLK0_PHASE_SHIFT              ; 0                                      ; Untyped                                    ;
; CLK5_TIME_DELAY               ; 0                                      ; Untyped                                    ;
; CLK4_TIME_DELAY               ; 0                                      ; Untyped                                    ;
; CLK3_TIME_DELAY               ; 0                                      ; Untyped                                    ;
; CLK2_TIME_DELAY               ; 0                                      ; Untyped                                    ;
; CLK1_TIME_DELAY               ; 0                                      ; Untyped                                    ;
; CLK0_TIME_DELAY               ; 0                                      ; Untyped                                    ;
; CLK9_DUTY_CYCLE               ; 50                                     ; Untyped                                    ;
; CLK8_DUTY_CYCLE               ; 50                                     ; Untyped                                    ;
; CLK7_DUTY_CYCLE               ; 50                                     ; Untyped                                    ;
; CLK6_DUTY_CYCLE               ; 50                                     ; Untyped                                    ;
; CLK5_DUTY_CYCLE               ; 50                                     ; Untyped                                    ;
; CLK4_DUTY_CYCLE               ; 50                                     ; Untyped                                    ;
; CLK3_DUTY_CYCLE               ; 50                                     ; Untyped                                    ;
; CLK2_DUTY_CYCLE               ; 50                                     ; Signed Integer                             ;
; CLK1_DUTY_CYCLE               ; 50                                     ; Signed Integer                             ;
; CLK0_DUTY_CYCLE               ; 50                                     ; Signed Integer                             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                    ; Untyped                                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                    ; Untyped                                    ;
; LOCK_WINDOW_UI                ;  0.05                                  ; Untyped                                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                 ; Untyped                                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                 ; Untyped                                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                 ; Untyped                                    ;
; DPA_MULTIPLY_BY               ; 0                                      ; Untyped                                    ;
; DPA_DIVIDE_BY                 ; 1                                      ; Untyped                                    ;
; DPA_DIVIDER                   ; 0                                      ; Untyped                                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                                      ; Untyped                                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                                      ; Untyped                                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                                      ; Untyped                                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                                      ; Untyped                                    ;
; EXTCLK3_DIVIDE_BY             ; 1                                      ; Untyped                                    ;
; EXTCLK2_DIVIDE_BY             ; 1                                      ; Untyped                                    ;
; EXTCLK1_DIVIDE_BY             ; 1                                      ; Untyped                                    ;
; EXTCLK0_DIVIDE_BY             ; 1                                      ; Untyped                                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                                      ; Untyped                                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                                      ; Untyped                                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                                      ; Untyped                                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                                      ; Untyped                                    ;
; EXTCLK3_TIME_DELAY            ; 0                                      ; Untyped                                    ;
; EXTCLK2_TIME_DELAY            ; 0                                      ; Untyped                                    ;
; EXTCLK1_TIME_DELAY            ; 0                                      ; Untyped                                    ;
; EXTCLK0_TIME_DELAY            ; 0                                      ; Untyped                                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                                     ; Untyped                                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                                     ; Untyped                                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                                     ; Untyped                                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                                     ; Untyped                                    ;
; VCO_MULTIPLY_BY               ; 0                                      ; Untyped                                    ;
; VCO_DIVIDE_BY                 ; 0                                      ; Untyped                                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                      ; Untyped                                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                      ; Untyped                                    ;
; VCO_MIN                       ; 0                                      ; Untyped                                    ;
; VCO_MAX                       ; 0                                      ; Untyped                                    ;
; VCO_CENTER                    ; 0                                      ; Untyped                                    ;
; PFD_MIN                       ; 0                                      ; Untyped                                    ;
; PFD_MAX                       ; 0                                      ; Untyped                                    ;
; M_INITIAL                     ; 0                                      ; Untyped                                    ;
; M                             ; 0                                      ; Untyped                                    ;
; N                             ; 1                                      ; Untyped                                    ;
; M2                            ; 1                                      ; Untyped                                    ;
; N2                            ; 1                                      ; Untyped                                    ;
; SS                            ; 1                                      ; Untyped                                    ;
; C0_HIGH                       ; 0                                      ; Untyped                                    ;
; C1_HIGH                       ; 0                                      ; Untyped                                    ;
; C2_HIGH                       ; 0                                      ; Untyped                                    ;
; C3_HIGH                       ; 0                                      ; Untyped                                    ;
; C4_HIGH                       ; 0                                      ; Untyped                                    ;
; C5_HIGH                       ; 0                                      ; Untyped                                    ;
; C6_HIGH                       ; 0                                      ; Untyped                                    ;
; C7_HIGH                       ; 0                                      ; Untyped                                    ;
; C8_HIGH                       ; 0                                      ; Untyped                                    ;
; C9_HIGH                       ; 0                                      ; Untyped                                    ;
; C0_LOW                        ; 0                                      ; Untyped                                    ;
; C1_LOW                        ; 0                                      ; Untyped                                    ;
; C2_LOW                        ; 0                                      ; Untyped                                    ;
; C3_LOW                        ; 0                                      ; Untyped                                    ;
; C4_LOW                        ; 0                                      ; Untyped                                    ;
; C5_LOW                        ; 0                                      ; Untyped                                    ;
; C6_LOW                        ; 0                                      ; Untyped                                    ;
; C7_LOW                        ; 0                                      ; Untyped                                    ;
; C8_LOW                        ; 0                                      ; Untyped                                    ;
; C9_LOW                        ; 0                                      ; Untyped                                    ;
; C0_INITIAL                    ; 0                                      ; Untyped                                    ;
; C1_INITIAL                    ; 0                                      ; Untyped                                    ;
; C2_INITIAL                    ; 0                                      ; Untyped                                    ;
; C3_INITIAL                    ; 0                                      ; Untyped                                    ;
; C4_INITIAL                    ; 0                                      ; Untyped                                    ;
; C5_INITIAL                    ; 0                                      ; Untyped                                    ;
; C6_INITIAL                    ; 0                                      ; Untyped                                    ;
; C7_INITIAL                    ; 0                                      ; Untyped                                    ;
; C8_INITIAL                    ; 0                                      ; Untyped                                    ;
; C9_INITIAL                    ; 0                                      ; Untyped                                    ;
; C0_MODE                       ; BYPASS                                 ; Untyped                                    ;
; C1_MODE                       ; BYPASS                                 ; Untyped                                    ;
; C2_MODE                       ; BYPASS                                 ; Untyped                                    ;
; C3_MODE                       ; BYPASS                                 ; Untyped                                    ;
; C4_MODE                       ; BYPASS                                 ; Untyped                                    ;
; C5_MODE                       ; BYPASS                                 ; Untyped                                    ;
; C6_MODE                       ; BYPASS                                 ; Untyped                                    ;
; C7_MODE                       ; BYPASS                                 ; Untyped                                    ;
; C8_MODE                       ; BYPASS                                 ; Untyped                                    ;
; C9_MODE                       ; BYPASS                                 ; Untyped                                    ;
; C0_PH                         ; 0                                      ; Untyped                                    ;
; C1_PH                         ; 0                                      ; Untyped                                    ;
; C2_PH                         ; 0                                      ; Untyped                                    ;
; C3_PH                         ; 0                                      ; Untyped                                    ;
; C4_PH                         ; 0                                      ; Untyped                                    ;
; C5_PH                         ; 0                                      ; Untyped                                    ;
; C6_PH                         ; 0                                      ; Untyped                                    ;
; C7_PH                         ; 0                                      ; Untyped                                    ;
; C8_PH                         ; 0                                      ; Untyped                                    ;
; C9_PH                         ; 0                                      ; Untyped                                    ;
; L0_HIGH                       ; 1                                      ; Untyped                                    ;
; L1_HIGH                       ; 1                                      ; Untyped                                    ;
; G0_HIGH                       ; 1                                      ; Untyped                                    ;
; G1_HIGH                       ; 1                                      ; Untyped                                    ;
; G2_HIGH                       ; 1                                      ; Untyped                                    ;
; G3_HIGH                       ; 1                                      ; Untyped                                    ;
; E0_HIGH                       ; 1                                      ; Untyped                                    ;
; E1_HIGH                       ; 1                                      ; Untyped                                    ;
; E2_HIGH                       ; 1                                      ; Untyped                                    ;
; E3_HIGH                       ; 1                                      ; Untyped                                    ;
; L0_LOW                        ; 1                                      ; Untyped                                    ;
; L1_LOW                        ; 1                                      ; Untyped                                    ;
; G0_LOW                        ; 1                                      ; Untyped                                    ;
; G1_LOW                        ; 1                                      ; Untyped                                    ;
; G2_LOW                        ; 1                                      ; Untyped                                    ;
; G3_LOW                        ; 1                                      ; Untyped                                    ;
; E0_LOW                        ; 1                                      ; Untyped                                    ;
; E1_LOW                        ; 1                                      ; Untyped                                    ;
; E2_LOW                        ; 1                                      ; Untyped                                    ;
; E3_LOW                        ; 1                                      ; Untyped                                    ;
; L0_INITIAL                    ; 1                                      ; Untyped                                    ;
; L1_INITIAL                    ; 1                                      ; Untyped                                    ;
; G0_INITIAL                    ; 1                                      ; Untyped                                    ;
; G1_INITIAL                    ; 1                                      ; Untyped                                    ;
; G2_INITIAL                    ; 1                                      ; Untyped                                    ;
; G3_INITIAL                    ; 1                                      ; Untyped                                    ;
; E0_INITIAL                    ; 1                                      ; Untyped                                    ;
; E1_INITIAL                    ; 1                                      ; Untyped                                    ;
; E2_INITIAL                    ; 1                                      ; Untyped                                    ;
; E3_INITIAL                    ; 1                                      ; Untyped                                    ;
; L0_MODE                       ; BYPASS                                 ; Untyped                                    ;
; L1_MODE                       ; BYPASS                                 ; Untyped                                    ;
; G0_MODE                       ; BYPASS                                 ; Untyped                                    ;
; G1_MODE                       ; BYPASS                                 ; Untyped                                    ;
; G2_MODE                       ; BYPASS                                 ; Untyped                                    ;
; G3_MODE                       ; BYPASS                                 ; Untyped                                    ;
; E0_MODE                       ; BYPASS                                 ; Untyped                                    ;
; E1_MODE                       ; BYPASS                                 ; Untyped                                    ;
; E2_MODE                       ; BYPASS                                 ; Untyped                                    ;
; E3_MODE                       ; BYPASS                                 ; Untyped                                    ;
; L0_PH                         ; 0                                      ; Untyped                                    ;
; L1_PH                         ; 0                                      ; Untyped                                    ;
; G0_PH                         ; 0                                      ; Untyped                                    ;
; G1_PH                         ; 0                                      ; Untyped                                    ;
; G2_PH                         ; 0                                      ; Untyped                                    ;
; G3_PH                         ; 0                                      ; Untyped                                    ;
; E0_PH                         ; 0                                      ; Untyped                                    ;
; E1_PH                         ; 0                                      ; Untyped                                    ;
; E2_PH                         ; 0                                      ; Untyped                                    ;
; E3_PH                         ; 0                                      ; Untyped                                    ;
; M_PH                          ; 0                                      ; Untyped                                    ;
; C1_USE_CASC_IN                ; OFF                                    ; Untyped                                    ;
; C2_USE_CASC_IN                ; OFF                                    ; Untyped                                    ;
; C3_USE_CASC_IN                ; OFF                                    ; Untyped                                    ;
; C4_USE_CASC_IN                ; OFF                                    ; Untyped                                    ;
; C5_USE_CASC_IN                ; OFF                                    ; Untyped                                    ;
; C6_USE_CASC_IN                ; OFF                                    ; Untyped                                    ;
; C7_USE_CASC_IN                ; OFF                                    ; Untyped                                    ;
; C8_USE_CASC_IN                ; OFF                                    ; Untyped                                    ;
; C9_USE_CASC_IN                ; OFF                                    ; Untyped                                    ;
; CLK0_COUNTER                  ; G0                                     ; Untyped                                    ;
; CLK1_COUNTER                  ; G0                                     ; Untyped                                    ;
; CLK2_COUNTER                  ; G0                                     ; Untyped                                    ;
; CLK3_COUNTER                  ; G0                                     ; Untyped                                    ;
; CLK4_COUNTER                  ; G0                                     ; Untyped                                    ;
; CLK5_COUNTER                  ; G0                                     ; Untyped                                    ;
; CLK6_COUNTER                  ; E0                                     ; Untyped                                    ;
; CLK7_COUNTER                  ; E1                                     ; Untyped                                    ;
; CLK8_COUNTER                  ; E2                                     ; Untyped                                    ;
; CLK9_COUNTER                  ; E3                                     ; Untyped                                    ;
; L0_TIME_DELAY                 ; 0                                      ; Untyped                                    ;
; L1_TIME_DELAY                 ; 0                                      ; Untyped                                    ;
; G0_TIME_DELAY                 ; 0                                      ; Untyped                                    ;
; G1_TIME_DELAY                 ; 0                                      ; Untyped                                    ;
; G2_TIME_DELAY                 ; 0                                      ; Untyped                                    ;
; G3_TIME_DELAY                 ; 0                                      ; Untyped                                    ;
; E0_TIME_DELAY                 ; 0                                      ; Untyped                                    ;
; E1_TIME_DELAY                 ; 0                                      ; Untyped                                    ;
; E2_TIME_DELAY                 ; 0                                      ; Untyped                                    ;
; E3_TIME_DELAY                 ; 0                                      ; Untyped                                    ;
; M_TIME_DELAY                  ; 0                                      ; Untyped                                    ;
; N_TIME_DELAY                  ; 0                                      ; Untyped                                    ;
; EXTCLK3_COUNTER               ; E3                                     ; Untyped                                    ;
; EXTCLK2_COUNTER               ; E2                                     ; Untyped                                    ;
; EXTCLK1_COUNTER               ; E1                                     ; Untyped                                    ;
; EXTCLK0_COUNTER               ; E0                                     ; Untyped                                    ;
; ENABLE0_COUNTER               ; L0                                     ; Untyped                                    ;
; ENABLE1_COUNTER               ; L0                                     ; Untyped                                    ;
; CHARGE_PUMP_CURRENT           ; 2                                      ; Untyped                                    ;
; LOOP_FILTER_R                 ;  1.000000                              ; Untyped                                    ;
; LOOP_FILTER_C                 ; 5                                      ; Untyped                                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                   ; Untyped                                    ;
; LOOP_FILTER_R_BITS            ; 9999                                   ; Untyped                                    ;
; LOOP_FILTER_C_BITS            ; 9999                                   ; Untyped                                    ;
; VCO_POST_SCALE                ; 0                                      ; Untyped                                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                      ; Untyped                                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                      ; Untyped                                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                      ; Untyped                                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX                          ; Untyped                                    ;
; PORT_CLKENA0                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLKENA1                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLKENA2                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLKENA3                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLKENA4                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLKENA5                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                      ; Untyped                                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                      ; Untyped                                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                      ; Untyped                                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                      ; Untyped                                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLK0                     ; PORT_USED                              ; Untyped                                    ;
; PORT_CLK1                     ; PORT_USED                              ; Untyped                                    ;
; PORT_CLK2                     ; PORT_USED                              ; Untyped                                    ;
; PORT_CLK3                     ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLK4                     ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLK5                     ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLK6                     ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLK7                     ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLK8                     ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLK9                     ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_SCANDATA                 ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_SCANDONE                 ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                      ; Untyped                                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                      ; Untyped                                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_INCLK1                   ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_INCLK0                   ; PORT_USED                              ; Untyped                                    ;
; PORT_FBIN                     ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_PLLENA                   ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_ARESET                   ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_PFDENA                   ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_SCANCLK                  ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_SCANACLR                 ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_SCANREAD                 ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_SCANWRITE                ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                      ; Untyped                                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                      ; Untyped                                    ;
; PORT_LOCKED                   ; PORT_USED                              ; Untyped                                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                      ; Untyped                                    ;
; PORT_PHASEDONE                ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_PHASESTEP                ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                            ; Untyped                                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                      ; Untyped                                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                      ; Untyped                                    ;
; M_TEST_SOURCE                 ; 5                                      ; Untyped                                    ;
; C0_TEST_SOURCE                ; 5                                      ; Untyped                                    ;
; C1_TEST_SOURCE                ; 5                                      ; Untyped                                    ;
; C2_TEST_SOURCE                ; 5                                      ; Untyped                                    ;
; C3_TEST_SOURCE                ; 5                                      ; Untyped                                    ;
; C4_TEST_SOURCE                ; 5                                      ; Untyped                                    ;
; C5_TEST_SOURCE                ; 5                                      ; Untyped                                    ;
; C6_TEST_SOURCE                ; 5                                      ; Untyped                                    ;
; C7_TEST_SOURCE                ; 5                                      ; Untyped                                    ;
; C8_TEST_SOURCE                ; 5                                      ; Untyped                                    ;
; C9_TEST_SOURCE                ; 5                                      ; Untyped                                    ;
; CBXI_PARAMETER                ; ALTPLL50I50O125O250O_altpll            ; Untyped                                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                   ; Untyped                                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                                      ; Untyped                                    ;
; WIDTH_CLOCK                   ; 5                                      ; Signed Integer                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                      ; Untyped                                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                    ; Untyped                                    ;
; DEVICE_FAMILY                 ; Cyclone IV GX                          ; Untyped                                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                 ; Untyped                                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS             ; ON                                     ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                                    ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS           ; ON                                     ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                    ; IGNORE_CASCADE                             ;
+-------------------------------+----------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb ;
+-----------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value         ; Type                                                                                                                                                      ;
+-----------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; sim_model_mode        ; FALSE         ; String                                                                                                                                                    ;
; lpm_type              ; alt_cal_c3gxb ; String                                                                                                                                                    ;
; lpm_hint              ; UNUSED        ; String                                                                                                                                                    ;
; number_of_channels    ; 1             ; Signed Integer                                                                                                                                            ;
; channel_address_width ; 0             ; Signed Integer                                                                                                                                            ;
; sample_length         ; 01100100      ; Unsigned Binary                                                                                                                                           ;
; IDLE                  ; 0000          ; Unsigned Binary                                                                                                                                           ;
; CH_WAIT               ; 0001          ; Unsigned Binary                                                                                                                                           ;
; TESTBUS_SET           ; 0010          ; Unsigned Binary                                                                                                                                           ;
; OFFSETS_PDEN_RD       ; 0011          ; Unsigned Binary                                                                                                                                           ;
; OFFSETS_PDEN_WR       ; 0100          ; Unsigned Binary                                                                                                                                           ;
; CAL_PD_WR             ; 0101          ; Unsigned Binary                                                                                                                                           ;
; CAL_RX_RD             ; 0110          ; Unsigned Binary                                                                                                                                           ;
; CAL_RX_WR             ; 0111          ; Unsigned Binary                                                                                                                                           ;
; DPRIO_WAIT            ; 1000          ; Unsigned Binary                                                                                                                                           ;
; SAMPLE_TB             ; 1001          ; Unsigned Binary                                                                                                                                           ;
; TEST_INPUT            ; 1010          ; Unsigned Binary                                                                                                                                           ;
; CH_ADV                ; 1100          ; Unsigned Binary                                                                                                                                           ;
; DPRIO_READ            ; 1110          ; Unsigned Binary                                                                                                                                           ;
; DPRIO_WRITE           ; 1111          ; Unsigned Binary                                                                                                                                           ;
+-----------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                    ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                          ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                 ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                                                                 ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                 ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                 ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                 ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                 ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                      ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; cmpr_87e      ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                          ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                         ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                               ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                      ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                                                                      ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                      ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                      ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                           ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                         ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER         ; cmpr_kae      ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                               ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                   ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 6             ; Signed Integer                                                                                                                                                                         ;
; LPM_REPRESENTATION     ; UNSIGNED      ; Untyped                                                                                                                                                                                ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                                                                ;
; CHAIN_SIZE             ; 8             ; Untyped                                                                                                                                                                                ;
; ONE_INPUT_IS_CONSTANT  ; NO            ; Untyped                                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                     ;
; CASCADE_CHAIN_LENGTH   ; 2             ; CASCADE_CHAIN_LENGTH                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                ;
; CBXI_PARAMETER         ; cmpr_usd      ; Untyped                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                         ;
+------------------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                      ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                            ;
; LPM_WIDTH              ; 6             ; Signed Integer                                                                                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT       ; Untyped                                                                                                                                                                                   ;
; LPM_MODULUS            ; 0             ; Untyped                                                                                                                                                                                   ;
; LPM_AVALUE             ; UNUSED        ; Untyped                                                                                                                                                                                   ;
; LPM_SVALUE             ; UNUSED        ; Untyped                                                                                                                                                                                   ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED   ; Untyped                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL        ; Untyped                                                                                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48            ; CARRY_CHAIN_LENGTH                                                                                                                                                                        ;
; NOT_GATE_PUSH_BACK     ; ON            ; NOT_GATE_PUSH_BACK                                                                                                                                                                        ;
; CARRY_CNT_EN           ; SMART         ; Untyped                                                                                                                                                                                   ;
; LABWIDE_SCLR           ; ON            ; Untyped                                                                                                                                                                                   ;
; USE_NEW_VERSION        ; TRUE          ; Untyped                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; cntr_29h      ; Untyped                                                                                                                                                                                   ;
+------------------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value         ; Type                                                                                                                                                                                    ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3             ; Signed Integer                                                                                                                                                                          ;
; LPM_DECODES            ; 8             ; Signed Integer                                                                                                                                                                          ;
; LPM_PIPELINE           ; 0             ; Untyped                                                                                                                                                                                 ;
; CASCADE_CHAIN          ; MANUAL        ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone IV GX ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER         ; decode_8ff    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                                                                                                                                                                          ;
+------------------------+---------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes ;
+-------------------------+-------+------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                             ;
+-------------------------+-------+------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                   ;
+-------------------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component ;
+-------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                 ;
+-------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; starting_channel_number ; 0     ; Signed Integer                                                                                                                                       ;
+-------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|altpll:pll0 ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                           ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; no_compensation   ; Untyped                                                                                                                                        ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                                                                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                        ;
; INCLK0_INPUT_FREQUENCY        ; 10000             ; Signed Integer                                                                                                                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                        ;
; CLK2_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                 ;
; CLK1_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                 ;
; CLK0_MULTIPLY_BY              ; 25                ; Signed Integer                                                                                                                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                        ;
; CLK2_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                 ;
; CLK1_DIVIDE_BY                ; 10                ; Signed Integer                                                                                                                                 ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                                                                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                        ;
; CLK2_DUTY_CYCLE               ; 20                ; Signed Integer                                                                                                                                 ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                        ;
; DPA_MULTIPLY_BY               ; 25                ; Signed Integer                                                                                                                                 ;
; DPA_DIVIDE_BY                 ; 2                 ; Signed Integer                                                                                                                                 ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                        ;
; M                             ; 0                 ; Untyped                                                                                                                                        ;
; N                             ; 1                 ; Untyped                                                                                                                                        ;
; M2                            ; 1                 ; Untyped                                                                                                                                        ;
; N2                            ; 1                 ; Untyped                                                                                                                                        ;
; SS                            ; 1                 ; Untyped                                                                                                                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                        ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                        ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                        ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                        ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                        ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                        ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                        ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                        ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                        ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                        ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                        ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                        ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                        ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                        ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                        ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                        ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                        ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                        ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                        ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                        ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                        ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                        ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX     ; Untyped                                                                                                                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER                ; altpll_nn81       ; Untyped                                                                                                                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                                                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY                 ; Cyclone IV GX     ; Untyped                                                                                                                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                                 ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa ;
+---------------------+-------+-----------------------------------------+
; Parameter Name      ; Value ; Type                                    ;
+---------------------+-------+-----------------------------------------+
; C_NUM_CHNL          ; 1     ; Signed Integer                          ;
; C_PCI_DATA_WIDTH    ; 64    ; Signed Integer                          ;
; C_MAX_PAYLOAD_BYTES ; 256   ; Signed Integer                          ;
; C_LOG_NUM_TAGS      ; 5     ; Signed Integer                          ;
; C_FPGA_ID           ; DE2i  ; String                                  ;
+---------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|translation_altera:trans ;
+------------------+-------+---------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                ;
+------------------+-------+---------------------------------------------------------------------+
; C_PCI_DATA_WIDTH ; 64    ; Signed Integer                                                      ;
+------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst ;
+----------------------+--------+----------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                 ;
+----------------------+--------+----------------------------------------------------------------------+
; C_PCI_DATA_WIDTH     ; 64     ; Signed Integer                                                       ;
; C_LOG_NUM_TAGS       ; 5      ; Signed Integer                                                       ;
; C_PIPELINE_INPUT     ; 1      ; Signed Integer                                                       ;
; C_PIPELINE_OUTPUT    ; 1      ; Signed Integer                                                       ;
; C_MAX_PAYLOAD_DWORDS ; 64     ; Signed Integer                                                       ;
; C_VENDOR             ; ALTERA ; String                                                               ;
+----------------------+--------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst ;
+------------------+--------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value  ; Type                                                                                                              ;
+------------------+--------+-------------------------------------------------------------------------------------------------------------------+
; C_VENDOR         ; ALTERA ; String                                                                                                            ;
; C_PCI_DATA_WIDTH ; 64     ; Signed Integer                                                                                                    ;
; C_LOG_NUM_TAGS   ; 5      ; Signed Integer                                                                                                    ;
+------------------+--------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 4     ; Signed Integer                                                                                                                                   ;
; C_WIDTH        ; 64    ; Signed Integer                                                                                                                                   ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:sop_shiftreg_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 4     ; Signed Integer                                                                                                                                  ;
; C_WIDTH        ; 1     ; Unsigned Binary                                                                                                                                 ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:valid_shiftreg_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 4     ; Signed Integer                                                                                                                                    ;
; C_WIDTH        ; 1     ; Unsigned Binary                                                                                                                                   ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eop_shiftreg_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 4     ; Signed Integer                                                                                                                                  ;
; C_WIDTH        ; 1     ; Unsigned Binary                                                                                                                                 ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eoff_shiftreg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 4     ; Signed Integer                                                                                                                                   ;
; C_WIDTH        ; 4     ; Signed Integer                                                                                                                                   ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:soff_shiftreg_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 4     ; Signed Integer                                                                                                                                   ;
; C_WIDTH        ; 4     ; Signed Integer                                                                                                                                   ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst ;
+---------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                              ;
+---------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; C_VENDOR            ; ALTERA ; String                                                                                                                                            ;
; C_PCI_DATA_WIDTH    ; 64     ; Signed Integer                                                                                                                                    ;
; C_RX_PIPELINE_DEPTH ; 4      ; Signed Integer                                                                                                                                    ;
+---------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|offset_to_mask:o2m_ef ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MASK_SWAP    ; 0     ; Signed Integer                                                                                                                                                                ;
; C_MASK_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:dw_enable ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                             ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:dw_pipeline ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                               ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                               ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:dw_pipeline|reg_pipeline:pipeline_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                          ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_DW0_register ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                         ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:meta_DW1_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                     ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                     ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                     ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_4DWH_register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                          ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_type_register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 5     ; Signed Integer                                                                                                                                                                          ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_length_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 10    ; Signed Integer                                                                                                                                                                            ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                           ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_bit_2_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                           ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:start_flag_register ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                       ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                   ;
; C_WIDTH        ; 132   ; Signed Integer                                                                                                                                                                   ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                              ;
; C_WIDTH        ; 132   ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|shiftreg:sop_shiftreg_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 4     ; Signed Integer                                                                                                                                                                     ;
; C_WIDTH        ; 1     ; Unsigned Binary                                                                                                                                                                    ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst ;
+---------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value  ; Type                                                                                                                                              ;
+---------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; C_VENDOR            ; ALTERA ; String                                                                                                                                            ;
; C_PCI_DATA_WIDTH    ; 64     ; Signed Integer                                                                                                                                    ;
; C_RX_PIPELINE_DEPTH ; 4      ; Signed Integer                                                                                                                                    ;
+---------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_DW0_register ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                         ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW1_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                     ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW2_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                     ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_type_register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 5     ; Signed Integer                                                                                                                                                                          ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 10    ; Signed Integer                                                                                                                                                                            ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 7     ; Signed Integer                                                                                                                                                                             ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:start_flag_register ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                       ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|offset_to_mask:o2m_ef ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MASK_SWAP    ; 0     ; Signed Integer                                                                                                                                                                ;
; C_MASK_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:dw_enable ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                             ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:dw_pipeline ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                               ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                               ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:dw_pipeline|reg_pipeline:pipeline_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                          ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                   ;
; C_WIDTH        ; 100   ; Signed Integer                                                                                                                                                                   ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                              ;
; C_WIDTH        ; 100   ; Signed Integer                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|shiftreg:sop_shiftreg_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 4     ; Signed Integer                                                                                                                                                                     ;
; C_WIDTH        ; 1     ; Unsigned Binary                                                                                                                                                                    ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst ;
+----------------------+--------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                                                          ;
+----------------------+--------+---------------------------------------------------------------------------------------------------------------+
; C_PCI_DATA_WIDTH     ; 64     ; Signed Integer                                                                                                ;
; C_PIPELINE_INPUT     ; 1      ; Signed Integer                                                                                                ;
; C_PIPELINE_OUTPUT    ; 1      ; Signed Integer                                                                                                ;
; C_MAX_PAYLOAD_DWORDS ; 64     ; Signed Integer                                                                                                ;
; C_VENDOR             ; ALTERA ; String                                                                                                        ;
+----------------------+--------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst ;
+----------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                                                                                             ;
+----------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; C_PCI_DATA_WIDTH     ; 64     ; Signed Integer                                                                                                                                   ;
; C_PIPELINE_INPUT     ; 1      ; Signed Integer                                                                                                                                   ;
; C_PIPELINE_OUTPUT    ; 0      ; Signed Integer                                                                                                                                   ;
; C_MAX_PAYLOAD_DWORDS ; 64     ; Signed Integer                                                                                                                                   ;
; C_DEPTH_PACKETS      ; 10     ; Signed Integer                                                                                                                                   ;
; C_VENDOR             ; ALTERA ; String                                                                                                                                           ;
+----------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                                         ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_PCI_DATA_WIDTH  ; 64     ; Signed Integer                                                                                                                                                                               ;
; C_MAX_HDR_WIDTH   ; 128    ; Signed Integer                                                                                                                                                                               ;
; C_MAX_ALIGN_WIDTH ; 32     ; Signed Integer                                                                                                                                                                               ;
; C_PIPELINE_INPUT  ; 1      ; Signed Integer                                                                                                                                                                               ;
; C_PIPELINE_OUTPUT ; 0      ; Signed Integer                                                                                                                                                                               ;
; C_VENDOR          ; ALTERA ; String                                                                                                                                                                                       ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; C_WIDTH        ; 128   ; Signed Integer                                                                                                                                                                                                       ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; C_WIDTH        ; 128   ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:output_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                        ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:output_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst ;
+----------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                                                                                                                       ;
+----------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH         ; 64     ; Signed Integer                                                                                                                                                             ;
; C_DEPTH_PACKETS      ; 10     ; Signed Integer                                                                                                                                                             ;
; C_PIPELINE_INPUT     ; 1      ; Signed Integer                                                                                                                                                             ;
; C_PIPELINE_OUTPUT    ; 0      ; Signed Integer                                                                                                                                                             ;
; C_FORMATTER_DELAY    ; 1      ; Signed Integer                                                                                                                                                             ;
; C_MAX_HDR_WIDTH      ; 128    ; Signed Integer                                                                                                                                                             ;
; C_MAX_PAYLOAD_DWORDS ; 64     ; Signed Integer                                                                                                                                                             ;
; C_VENDOR             ; ALTERA ; String                                                                                                                                                                     ;
+----------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst ;
+----------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                                                                                                                                                              ;
+----------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH         ; 64     ; Signed Integer                                                                                                                                                                                                    ;
; C_PIPELINE_INPUT     ; 1      ; Signed Integer                                                                                                                                                                                                    ;
; C_PIPELINE_OUTPUT    ; 0      ; Signed Integer                                                                                                                                                                                                    ;
; C_MAX_PAYLOAD_DWORDS ; 64     ; Signed Integer                                                                                                                                                                                                    ;
; C_DEPTH_PACKETS      ; 22     ; Signed Integer                                                                                                                                                                                                    ;
; C_VENDOR             ; ALTERA ; String                                                                                                                                                                                                            ;
+----------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                                                                                             ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_PIPELINE_OUTPUT ; 0      ; Signed Integer                                                                                                                                                                                                                                   ;
; C_PIPELINE_INPUT  ; 1      ; Signed Integer                                                                                                                                                                                                                                   ;
; C_DATA_WIDTH      ; 64     ; Signed Integer                                                                                                                                                                                                                                   ;
; C_VENDOR          ; ALTERA ; String                                                                                                                                                                                                                                           ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; C_WIDTH        ; 68    ; Signed Integer                                                                                                                                                                                                                                                               ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; C_WIDTH        ; 68    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
; C_WIDTH        ; 69    ; Signed Integer                                                                                                                                                                                                                                                                ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register|reg_pipeline:pipeline_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; C_WIDTH        ; 69    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_to_mask:eof_convert ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MASK_SWAP    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; C_MASK_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:em_rotate_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DIRECTION    ; RIGHT ; String                                                                                                                                                                                                                                                                     ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_flag_to_one_hot:ef_onehot_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:ef_rotate_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DIRECTION    ; RIGHT ; String                                                                                                                                                                                                                                                                     ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_ ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DIRECTION    ; LEFT  ; String                                                                                                                                                                                                                                                                                         ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[1].select_rotate_inst_ ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DIRECTION    ; LEFT  ; String                                                                                                                                                                                                                                                                                         ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[0].mux_inst_ ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH      ; 32    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; C_SELECT_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; C_AGGREGATE_WIDTH ; 64    ; Signed Integer                                                                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[1].mux_inst_ ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH      ; 32    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; C_SELECT_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; C_AGGREGATE_WIDTH ; 64    ; Signed Integer                                                                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH_PACKETS      ; 22    ; Signed Integer                                                                                                                                                                                                                            ;
; C_DATA_WIDTH         ; 64    ; Signed Integer                                                                                                                                                                                                                            ;
; C_PIPELINE_INPUT     ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; C_MAX_PAYLOAD_DWORDS ; 64    ; Signed Integer                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MAX_VALUE    ; 22    ; Signed Integer                                                                                                                                                                                                                                                             ;
; C_SAT_VALUE    ; 23    ; Signed Integer                                                                                                                                                                                                                                                             ;
; C_FLR_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; C_RST_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_ ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_ ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                    ;
; C_DEPTH        ; 704   ; Signed Integer                                                                                                                                                                                                                                                                    ;
; C_DELAY        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; C_DEPTH        ; 1024  ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; C_WIDTH        ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                   ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_ ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MAX_VALUE    ; 22    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; C_SAT_VALUE    ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; C_FLR_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; C_RST_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_ ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_ ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                    ;
; C_DEPTH        ; 704   ; Signed Integer                                                                                                                                                                                                                                                                    ;
; C_DELAY        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; C_DEPTH        ; 1024  ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|shiftreg:shiftreg_wr_delay_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; C_WIDTH        ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                   ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_ ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MAX_VALUE    ; 22    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; C_SAT_VALUE    ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; C_FLR_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; C_RST_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                                                ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH_PACKETS   ; 10     ; Signed Integer                                                                                                                                                                                      ;
; C_MAX_HDR_WIDTH   ; 128    ; Signed Integer                                                                                                                                                                                      ;
; C_PIPELINE_OUTPUT ; 0      ; Signed Integer                                                                                                                                                                                      ;
; C_PIPELINE_INPUT  ; 1      ; Signed Integer                                                                                                                                                                                      ;
; C_VENDOR          ; ALTERA ; String                                                                                                                                                                                              ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                       ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                  ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                         ;
; C_DEPTH        ; 10    ; Signed Integer                                                                                                                                                                                                         ;
; C_DELAY        ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                      ;
; C_DEPTH        ; 16    ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|shiftreg:shiftreg_wr_delay_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; C_WIDTH        ; 1     ; Unsigned Binary                                                                                                                                                                                                                                        ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:output_pipeline_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                        ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:output_pipeline_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst ;
+-----------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value  ; Type                                                                                                                                                                                                              ;
+-----------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_PIPELINE_OUTPUT     ; 1      ; Signed Integer                                                                                                                                                                                                    ;
; C_PIPELINE_DATA_INPUT ; 1      ; Signed Integer                                                                                                                                                                                                    ;
; C_PIPELINE_HDR_INPUT  ; 1      ; Signed Integer                                                                                                                                                                                                    ;
; C_USE_COMPUTE_REG     ; 1      ; Signed Integer                                                                                                                                                                                                    ;
; C_USE_READY_REG       ; 1      ; Signed Integer                                                                                                                                                                                                    ;
; C_DATA_WIDTH          ; 64     ; Signed Integer                                                                                                                                                                                                    ;
; C_MAX_HDR_WIDTH       ; 128    ; Signed Integer                                                                                                                                                                                                    ;
; C_VENDOR              ; ALTERA ; String                                                                                                                                                                                                            ;
+-----------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MASK_SWAP    ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; C_MASK_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MASK_SWAP    ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; C_MASK_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DIRECTION    ; RIGHT ; String                                                                                                                                                                                                                                    ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                                   ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; C_WIDTH        ; 166   ; Signed Integer                                                                                                                                                                                                                                 ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; C_WIDTH        ; 166   ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                               ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                               ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; C_WIDTH        ; 11    ; Signed Integer                                                                                                                                                                                                                                ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; C_WIDTH        ; 11    ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MAX_VALUE    ; 3     ; Signed Integer                                                                                                                                                                                                                                ;
; C_SAT_VALUE    ; 3     ; Signed Integer                                                                                                                                                                                                                                ;
; C_RST_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MAX_VALUE    ; 32768 ; Signed Integer                                                                                                                                                                                                                                ;
; C_SAT_VALUE    ; 65536 ; Signed Integer                                                                                                                                                                                                                                ;
; C_RST_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_ ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                                                                                                           ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_ ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                                                                                                           ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_ ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                                                                                                                ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_NUM_INPUTS      ; 4      ; Signed Integer                                                                                                                                                                                                                                                      ;
; C_CLOG_NUM_INPUTS ; 2      ; Signed Integer                                                                                                                                                                                                                                                      ;
; C_WIDTH           ; 32     ; Signed Integer                                                                                                                                                                                                                                                      ;
; C_MUX_TYPE        ; SELECT ; String                                                                                                                                                                                                                                                              ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_|mux_select:mux_select_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_NUM_INPUTS      ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_CLOG_NUM_INPUTS ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_WIDTH           ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_ ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                                                                                                                ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_NUM_INPUTS      ; 4      ; Signed Integer                                                                                                                                                                                                                                                      ;
; C_CLOG_NUM_INPUTS ; 2      ; Signed Integer                                                                                                                                                                                                                                                      ;
; C_WIDTH           ; 32     ; Signed Integer                                                                                                                                                                                                                                                      ;
; C_MUX_TYPE        ; SELECT ; String                                                                                                                                                                                                                                                              ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_|mux_select:mux_select_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_NUM_INPUTS      ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_CLOG_NUM_INPUTS ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_WIDTH           ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                          ;
; C_WIDTH        ; 67    ; Signed Integer                                                                                                                                                                                                                                          ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; C_WIDTH        ; 67    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst ;
+----------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                                                                                             ;
+----------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; C_PCI_DATA_WIDTH     ; 64     ; Signed Integer                                                                                                                                   ;
; C_PIPELINE_INPUT     ; 1      ; Signed Integer                                                                                                                                   ;
; C_PIPELINE_OUTPUT    ; 0      ; Signed Integer                                                                                                                                   ;
; C_MAX_PAYLOAD_DWORDS ; 64     ; Signed Integer                                                                                                                                   ;
; C_DEPTH_PACKETS      ; 10     ; Signed Integer                                                                                                                                   ;
; C_VENDOR             ; ALTERA ; String                                                                                                                                           ;
+----------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                                         ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_PCI_DATA_WIDTH  ; 64     ; Signed Integer                                                                                                                                                                               ;
; C_MAX_HDR_WIDTH   ; 128    ; Signed Integer                                                                                                                                                                               ;
; C_MAX_ALIGN_WIDTH ; 32     ; Signed Integer                                                                                                                                                                               ;
; C_PIPELINE_INPUT  ; 1      ; Signed Integer                                                                                                                                                                               ;
; C_PIPELINE_OUTPUT ; 0      ; Signed Integer                                                                                                                                                                               ;
; C_VENDOR          ; ALTERA ; String                                                                                                                                                                                       ;
+-------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; C_WIDTH        ; 128   ; Signed Integer                                                                                                                                                                                                       ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                  ;
; C_WIDTH        ; 128   ; Signed Integer                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:output_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                        ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:output_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst ;
+----------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                                                                                                                       ;
+----------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH         ; 64     ; Signed Integer                                                                                                                                                             ;
; C_DEPTH_PACKETS      ; 10     ; Signed Integer                                                                                                                                                             ;
; C_PIPELINE_INPUT     ; 1      ; Signed Integer                                                                                                                                                             ;
; C_PIPELINE_OUTPUT    ; 0      ; Signed Integer                                                                                                                                                             ;
; C_FORMATTER_DELAY    ; 1      ; Signed Integer                                                                                                                                                             ;
; C_MAX_HDR_WIDTH      ; 128    ; Signed Integer                                                                                                                                                             ;
; C_MAX_PAYLOAD_DWORDS ; 64     ; Signed Integer                                                                                                                                                             ;
; C_VENDOR             ; ALTERA ; String                                                                                                                                                                     ;
+----------------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst ;
+----------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                                                                                                                                                              ;
+----------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH         ; 64     ; Signed Integer                                                                                                                                                                                                    ;
; C_PIPELINE_INPUT     ; 1      ; Signed Integer                                                                                                                                                                                                    ;
; C_PIPELINE_OUTPUT    ; 0      ; Signed Integer                                                                                                                                                                                                    ;
; C_MAX_PAYLOAD_DWORDS ; 64     ; Signed Integer                                                                                                                                                                                                    ;
; C_DEPTH_PACKETS      ; 22     ; Signed Integer                                                                                                                                                                                                    ;
; C_VENDOR             ; ALTERA ; String                                                                                                                                                                                                            ;
+----------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                                                                                             ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_PIPELINE_OUTPUT ; 0      ; Signed Integer                                                                                                                                                                                                                                   ;
; C_PIPELINE_INPUT  ; 1      ; Signed Integer                                                                                                                                                                                                                                   ;
; C_DATA_WIDTH      ; 64     ; Signed Integer                                                                                                                                                                                                                                   ;
; C_VENDOR          ; ALTERA ; String                                                                                                                                                                                                                                           ;
+-------------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                               ;
; C_WIDTH        ; 68    ; Signed Integer                                                                                                                                                                                                                                                               ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                          ;
; C_WIDTH        ; 68    ; Signed Integer                                                                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
; C_WIDTH        ; 69    ; Signed Integer                                                                                                                                                                                                                                                                ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register|reg_pipeline:pipeline_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; C_WIDTH        ; 69    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_to_mask:eof_convert ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MASK_SWAP    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; C_MASK_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:em_rotate_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DIRECTION    ; RIGHT ; String                                                                                                                                                                                                                                                                     ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_flag_to_one_hot:ef_onehot_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:ef_rotate_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DIRECTION    ; RIGHT ; String                                                                                                                                                                                                                                                                     ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_ ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DIRECTION    ; LEFT  ; String                                                                                                                                                                                                                                                                                         ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[1].select_rotate_inst_ ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DIRECTION    ; LEFT  ; String                                                                                                                                                                                                                                                                                         ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[0].mux_inst_ ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH      ; 32    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; C_SELECT_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; C_AGGREGATE_WIDTH ; 64    ; Signed Integer                                                                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[1].mux_inst_ ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH      ; 32    ; Signed Integer                                                                                                                                                                                                                                                                              ;
; C_SELECT_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                              ;
; C_AGGREGATE_WIDTH ; 64    ; Signed Integer                                                                                                                                                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH_PACKETS      ; 22    ; Signed Integer                                                                                                                                                                                                                            ;
; C_DATA_WIDTH         ; 64    ; Signed Integer                                                                                                                                                                                                                            ;
; C_PIPELINE_INPUT     ; 1     ; Signed Integer                                                                                                                                                                                                                            ;
; C_MAX_PAYLOAD_DWORDS ; 64    ; Signed Integer                                                                                                                                                                                                                            ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MAX_VALUE    ; 22    ; Signed Integer                                                                                                                                                                                                                                                             ;
; C_SAT_VALUE    ; 23    ; Signed Integer                                                                                                                                                                                                                                                             ;
; C_FLR_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
; C_RST_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_ ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_ ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                    ;
; C_DEPTH        ; 704   ; Signed Integer                                                                                                                                                                                                                                                                    ;
; C_DELAY        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; C_DEPTH        ; 1024  ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; C_WIDTH        ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                   ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_ ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].fifo_pipeline_inst_|reg_pipeline:pipeline_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[0].perfifo_ctr_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MAX_VALUE    ; 22    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; C_SAT_VALUE    ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; C_FLR_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; C_RST_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_ ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_|reg_pipeline:pipeline_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_ ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                    ;
; C_DEPTH        ; 704   ; Signed Integer                                                                                                                                                                                                                                                                    ;
; C_DELAY        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; C_DEPTH        ; 1024  ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|shiftreg:shiftreg_wr_delay_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
; C_WIDTH        ; 1     ; Unsigned Binary                                                                                                                                                                                                                                                                                                   ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_ ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                 ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_|reg_pipeline:pipeline_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
; C_WIDTH        ; 34    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:gen_regs_fifos[1].perfifo_ctr_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MAX_VALUE    ; 22    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; C_SAT_VALUE    ; 23    ; Signed Integer                                                                                                                                                                                                                                                                                ;
; C_FLR_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
; C_RST_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                                                ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH_PACKETS   ; 10     ; Signed Integer                                                                                                                                                                                      ;
; C_MAX_HDR_WIDTH   ; 128    ; Signed Integer                                                                                                                                                                                      ;
; C_PIPELINE_OUTPUT ; 0      ; Signed Integer                                                                                                                                                                                      ;
; C_PIPELINE_INPUT  ; 1      ; Signed Integer                                                                                                                                                                                      ;
; C_VENDOR          ; ALTERA ; String                                                                                                                                                                                              ;
+-------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                       ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                       ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                  ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                         ;
; C_DEPTH        ; 10    ; Signed Integer                                                                                                                                                                                                         ;
; C_DELAY        ; 0     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                      ;
; C_DEPTH        ; 16    ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|shiftreg:shiftreg_wr_delay_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
; C_WIDTH        ; 1     ; Unsigned Binary                                                                                                                                                                                                                                        ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:output_pipeline_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                        ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:output_pipeline_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                                                                                                   ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst ;
+-----------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value  ; Type                                                                                                                                                                                                              ;
+-----------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_PIPELINE_OUTPUT     ; 1      ; Signed Integer                                                                                                                                                                                                    ;
; C_PIPELINE_DATA_INPUT ; 1      ; Signed Integer                                                                                                                                                                                                    ;
; C_PIPELINE_HDR_INPUT  ; 1      ; Signed Integer                                                                                                                                                                                                    ;
; C_USE_COMPUTE_REG     ; 1      ; Signed Integer                                                                                                                                                                                                    ;
; C_USE_READY_REG       ; 1      ; Signed Integer                                                                                                                                                                                                    ;
; C_DATA_WIDTH          ; 64     ; Signed Integer                                                                                                                                                                                                    ;
; C_MAX_HDR_WIDTH       ; 128    ; Signed Integer                                                                                                                                                                                                    ;
; C_VENDOR              ; ALTERA ; String                                                                                                                                                                                                            ;
+-----------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MASK_SWAP    ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; C_MASK_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MASK_SWAP    ; 0     ; Signed Integer                                                                                                                                                                                                                                    ;
; C_MASK_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DIRECTION    ; RIGHT ; String                                                                                                                                                                                                                                    ;
; C_WIDTH        ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                   ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                                   ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:hdr_input_reg|reg_pipeline:pipeline_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                              ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                 ;
; C_WIDTH        ; 166   ; Signed Integer                                                                                                                                                                                                                                 ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                            ;
; C_WIDTH        ; 166   ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                               ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                               ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg|reg_pipeline:pipeline_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                          ;
; C_WIDTH        ; 158   ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                ;
; C_WIDTH        ; 11    ; Signed Integer                                                                                                                                                                                                                                ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; C_WIDTH        ; 11    ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MAX_VALUE    ; 3     ; Signed Integer                                                                                                                                                                                                                                ;
; C_SAT_VALUE    ; 3     ; Signed Integer                                                                                                                                                                                                                                ;
; C_RST_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MAX_VALUE    ; 32768 ; Signed Integer                                                                                                                                                                                                                                ;
; C_SAT_VALUE    ; 65536 ; Signed Integer                                                                                                                                                                                                                                ;
; C_RST_VALUE    ; 0     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_ ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                                                                                                           ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register|reg_pipeline:pipeline_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_ ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                           ;
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                                                                                                           ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_|reg_pipeline:pipeline_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                      ;
; C_WIDTH        ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                  ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register|reg_pipeline:pipeline_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_ ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                                                                                                                ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_NUM_INPUTS      ; 4      ; Signed Integer                                                                                                                                                                                                                                                      ;
; C_CLOG_NUM_INPUTS ; 2      ; Signed Integer                                                                                                                                                                                                                                                      ;
; C_WIDTH           ; 32     ; Signed Integer                                                                                                                                                                                                                                                      ;
; C_MUX_TYPE        ; SELECT ; String                                                                                                                                                                                                                                                              ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_|mux_select:mux_select_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_NUM_INPUTS      ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_CLOG_NUM_INPUTS ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_WIDTH           ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_ ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                                                                                                                ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_NUM_INPUTS      ; 4      ; Signed Integer                                                                                                                                                                                                                                                      ;
; C_CLOG_NUM_INPUTS ; 2      ; Signed Integer                                                                                                                                                                                                                                                      ;
; C_WIDTH           ; 32     ; Signed Integer                                                                                                                                                                                                                                                      ;
; C_MUX_TYPE        ; SELECT ; String                                                                                                                                                                                                                                                              ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[1].dw_mux_|mux_select:mux_select_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_NUM_INPUTS      ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_CLOG_NUM_INPUTS ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                  ;
; C_WIDTH           ; 32    ; Signed Integer                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                          ;
; C_WIDTH        ; 67    ; Signed Integer                                                                                                                                                                                                                                          ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                     ;
; C_WIDTH        ; 67    ; Signed Integer                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; C_PCI_DATA_WIDTH  ; 64     ; Signed Integer                                                                                                                      ;
; C_PIPELINE_INPUT  ; 0      ; Signed Integer                                                                                                                      ;
; C_PIPELINE_OUTPUT ; 1      ; Signed Integer                                                                                                                      ;
; C_MUX_TYPE        ; SHIFT  ; String                                                                                                                              ;
; C_VENDOR          ; ALTERA ; String                                                                                                                              ;
+-------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txr_capture_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                    ;
; C_WIDTH        ; 68    ; Signed Integer                                                                                                                                                    ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txr_capture_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                               ;
; C_WIDTH        ; 68    ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txc_capture_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                    ;
; C_WIDTH        ; 68    ; Signed Integer                                                                                                                                                    ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txc_capture_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                                                                               ;
; C_WIDTH        ; 68    ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_TXC_PRIORITY ; 1     ; Signed Integer                                                                                                                                                     ;
; C_TXR_PRIORITY ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                     ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_PCI_DATA_WIDTH ; 64    ; Signed Integer                                                                                                                                           ;
; C_MUX_TYPE       ; SHIFT ; String                                                                                                                                                   ;
; C_WIDTH          ; 68    ; Signed Integer                                                                                                                                           ;
+------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst|mux:mux_inst ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value  ; Type                                                                                                                                                                ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_NUM_INPUTS      ; 2      ; Signed Integer                                                                                                                                                      ;
; C_CLOG_NUM_INPUTS ; 1      ; Signed Integer                                                                                                                                                      ;
; C_WIDTH           ; 69     ; Signed Integer                                                                                                                                                      ;
; C_MUX_TYPE        ; SELECT ; String                                                                                                                                                              ;
+-------------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst|mux:mux_inst|mux_select:mux_select_inst ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_NUM_INPUTS      ; 2     ; Signed Integer                                                                                                                                                                                  ;
; C_CLOG_NUM_INPUTS ; 1     ; Signed Integer                                                                                                                                                                                  ;
; C_WIDTH           ; 69    ; Signed Integer                                                                                                                                                                                  ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                  ;
; C_WIDTH        ; 68    ; Signed Integer                                                                                                                                                  ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:tx_output_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                                             ;
; C_WIDTH        ; 68    ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 10    ; Signed Integer                                                                                                                             ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                                             ;
; C_VALUE        ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; C_RST_COUNT    ; 10    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_MAX_VALUE    ; 16    ; Signed Integer                                                                                                                                                    ;
; C_SAT_VALUE    ; 16    ; Signed Integer                                                                                                                                                    ;
; C_RST_VALUE    ; 6     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                ;
; C_WIDTH        ; 68    ; Signed Integer                                                                                                                                ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|pipeline:output_reg_inst|reg_pipeline:pipeline_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                                                           ;
; C_WIDTH        ; 68    ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst ;
+----------------------+--------+--------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                   ;
+----------------------+--------+--------------------------------------------------------+
; C_PCI_DATA_WIDTH     ; 64     ; Signed Integer                                         ;
; C_NUM_CHNL           ; 1      ; Signed Integer                                         ;
; C_MAX_READ_REQ_BYTES ; 512    ; Signed Integer                                         ;
; C_TAG_WIDTH          ; 5      ; Signed Integer                                         ;
; C_VENDOR             ; ALTERA ; String                                                 ;
; C_FPGA_NAME          ; REGT   ; String                                                 ;
; C_FPGA_ID            ; DE2i   ; String                                                 ;
; C_DEPTH_PACKETS      ; 4      ; Signed Integer                                         ;
+----------------------+--------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                       ;
; C_WIDTH        ; 71    ; Signed Integer                                                                       ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                  ;
; C_WIDTH        ; 71    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                       ;
; C_WIDTH        ; 68    ; Signed Integer                                                                       ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_data_hold|reg_pipeline:pipeline_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                  ;
; C_WIDTH        ; 68    ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
; C_RST_COUNT    ; 8     ; Signed Integer                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; C_MAX_VALUE    ; 8     ; Signed Integer                                                                                                       ;
; C_SAT_VALUE    ; 8     ; Signed Integer                                                                                                       ;
; C_RST_VALUE    ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 4     ; Signed Integer                                                                                                         ;
; C_WIDTH        ; 1     ; Unsigned Binary                                                                                                        ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue ;
+--------------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                           ;
+--------------------------+-------+--------------------------------------------------------------------------------+
; C_PCI_DATA_WIDTH         ; 64    ; Signed Integer                                                                 ;
; C_NUM_CHNL               ; 1     ; Signed Integer                                                                 ;
; C_MAX_READ_REQ_BYTES     ; 512   ; Signed Integer                                                                 ;
; C_TAG_WIDTH              ; 5     ; Signed Integer                                                                 ;
; C_PCI_DATA_WORD          ; 2     ; Signed Integer                                                                 ;
; C_PCI_DATA_COUNT_WIDTH   ; 2     ; Signed Integer                                                                 ;
; C_NUM_TAGS               ; 32    ; Signed Integer                                                                 ;
; C_DW_PER_TAG             ; 128   ; Signed Integer                                                                 ;
; C_TAG_DW_COUNT_WIDTH     ; 8     ; Signed Integer                                                                 ;
; C_DATA_ADDR_STRIDE_WIDTH ; 6     ; Signed Integer                                                                 ;
; C_DATA_ADDR_WIDTH        ; 11    ; Signed Integer                                                                 ;
+--------------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; C_RAM_WIDTH    ; 32    ; Signed Integer                                                                                                      ;
; C_RAM_DEPTH    ; 2048  ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; C_RAM_WIDTH    ; 32    ; Signed Integer                                                                                                      ;
; C_RAM_DEPTH    ; 2048  ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; C_RAM_WIDTH    ; 12    ; Signed Integer                                                                                                 ;
; C_RAM_DEPTH    ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; C_RAM_WIDTH    ; 6     ; Signed Integer                                                                                                 ;
; C_RAM_DEPTH    ; 32    ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                          ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; C_PCI_DATA_WIDTH         ; 64    ; Signed Integer                                                                                                ;
; C_TAG_WIDTH              ; 5     ; Signed Integer                                                                                                ;
; C_TAG_DW_COUNT_WIDTH     ; 8     ; Signed Integer                                                                                                ;
; C_DATA_ADDR_STRIDE_WIDTH ; 6     ; Signed Integer                                                                                                ;
; C_DATA_ADDR_WIDTH        ; 11    ; Signed Integer                                                                                                ;
; C_PCI_DATA_WORD          ; 2     ; Signed Integer                                                                                                ;
; C_PCI_DATA_WORD_WIDTH    ; 1     ; Signed Integer                                                                                                ;
; C_PCI_DATA_COUNT_WIDTH   ; 2     ; Signed Integer                                                                                                ;
; C_NUM_TAGS               ; 32    ; Signed Integer                                                                                                ;
+--------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; C_RAM_WIDTH    ; 8     ; Signed Integer                                                                                                                                  ;
; C_RAM_DEPTH    ; 32    ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; C_RAM_WIDTH    ; 12    ; Signed Integer                                                                                                                                ;
; C_RAM_DEPTH    ; 32    ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                                                                            ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; C_PCI_DATA_WIDTH         ; 64    ; Signed Integer                                                                                                  ;
; C_NUM_CHNL               ; 1     ; Signed Integer                                                                                                  ;
; C_TAG_WIDTH              ; 5     ; Signed Integer                                                                                                  ;
; C_TAG_DW_COUNT_WIDTH     ; 8     ; Signed Integer                                                                                                  ;
; C_DATA_ADDR_STRIDE_WIDTH ; 6     ; Signed Integer                                                                                                  ;
; C_DATA_ADDR_WIDTH        ; 11    ; Signed Integer                                                                                                  ;
; C_PCI_DATA_WORD          ; 2     ; Signed Integer                                                                                                  ;
; C_PCI_DATA_WORD_WIDTH    ; 1     ; Signed Integer                                                                                                  ;
; C_PCI_DATA_COUNT_WIDTH   ; 2     ; Signed Integer                                                                                                  ;
; C_NUM_TAGS               ; 32    ; Signed Integer                                                                                                  ;
+--------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst ;
+----------------------+--------+---------------------------------------------------------------------------+
; Parameter Name       ; Value  ; Type                                                                      ;
+----------------------+--------+---------------------------------------------------------------------------+
; C_PCI_DATA_WIDTH     ; 64     ; Signed Integer                                                            ;
; C_NUM_CHNL           ; 1      ; Signed Integer                                                            ;
; C_MAX_READ_REQ_BYTES ; 512    ; Signed Integer                                                            ;
; C_VENDOR             ; ALTERA ; String                                                                    ;
; C_NUM_VECTORS        ; 2      ; Signed Integer                                                            ;
; C_VECTOR_WIDTH       ; 32     ; Signed Integer                                                            ;
; C_FPGA_NAME          ; REGT   ; String                                                                    ;
; C_PIPELINE_OUTPUT    ; 1      ; Signed Integer                                                            ;
; C_PIPELINE_INPUT     ; 1      ; Signed Integer                                                            ;
+----------------------+--------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                               ;
; C_WIDTH        ; 183   ; Signed Integer                                                                                               ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                          ;
; C_WIDTH        ; 183   ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:field_demux ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; C_OUTPUTS      ; 16    ; Signed Integer                                                                                     ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:tx_len_ready_demux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; C_OUTPUTS      ; 1     ; Signed Integer                                                                                            ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:tx_offlast_ready_demux ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; C_OUTPUTS      ; 1     ; Signed Integer                                                                                                ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:rxdone_demux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; C_OUTPUTS      ; 1     ; Signed Integer                                                                                      ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:txdone_demux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; C_OUTPUTS      ; 1     ; Signed Integer                                                                                      ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:rx_len_demux ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; C_OUTPUTS      ; 1     ; Signed Integer                                                                                      ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:rx_offlast_demux ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; C_OUTPUTS      ; 1     ; Signed Integer                                                                                          ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtx_addrhi_demux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; C_OUTPUTS      ; 1     ; Signed Integer                                                                                           ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtx_addrlo_demux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; C_OUTPUTS      ; 1     ; Signed Integer                                                                                           ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgtxlen_demux ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; C_OUTPUTS      ; 1     ; Signed Integer                                                                                       ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrx_addrhi_demux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; C_OUTPUTS      ; 1     ; Signed Integer                                                                                           ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrx_addrlo_demux ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; C_OUTPUTS      ; 1     ; Signed Integer                                                                                           ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:sgrxlen_demux ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; C_OUTPUTS      ; 1     ; Signed Integer                                                                                       ;
; C_WIDTH        ; 1     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                 ;
; C_WIDTH        ; 48    ; Signed Integer                                                                                                 ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register|reg_pipeline:pipeline_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                            ;
; C_WIDTH        ; 48    ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                ;
; C_WIDTH        ; 139   ; Signed Integer                                                                                                ;
; C_USE_MEMORY   ; 0     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 1     ; Signed Integer                                                                                                                           ;
; C_WIDTH        ; 139   ; Signed Integer                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; C_NUM_CHNL     ; 1     ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst ;
+------------------+--------+---------------------------------------------------------------------------------------+
; Parameter Name   ; Value  ; Type                                                                                  ;
+------------------+--------+---------------------------------------------------------------------------------------+
; C_PCI_DATA_WIDTH ; 64     ; Signed Integer                                                                        ;
; C_NUM_CHNL       ; 1      ; Signed Integer                                                                        ;
; C_TAG_WIDTH      ; 5      ; Signed Integer                                                                        ;
; C_VENDOR         ; ALTERA ; String                                                                                ;
; C_DEPTH_PACKETS  ; 4      ; Signed Integer                                                                        ;
+------------------+--------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 1     ; Signed Integer                                                                                             ;
; C_DEPTH        ; 32    ; Signed Integer                                                                                             ;
; C_DELAY        ; 0     ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH        ; 1     ; Signed Integer                                                                                                          ;
; C_DEPTH        ; 32    ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|shiftreg:shiftreg_wr_delay_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH        ; 0     ; Signed Integer                                                                                                                             ;
; C_WIDTH        ; 1     ; Unsigned Binary                                                                                                                            ;
; C_VALUE        ; 0     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux ;
+------------------+--------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value  ; Type                                                                                                           ;
+------------------+--------+----------------------------------------------------------------------------------------------------------------+
; C_PCI_DATA_WIDTH ; 64     ; Signed Integer                                                                                                 ;
; C_NUM_CHNL       ; 1      ; Signed Integer                                                                                                 ;
; C_TAG_WIDTH      ; 5      ; Signed Integer                                                                                                 ;
; C_VENDOR         ; ALTERA ; String                                                                                                         ;
+------------------+--------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; C_NUM_CHNL     ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selWr ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; C_NUM_CHNL     ; 1     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel ;
+-------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------+
; C_DATA_WIDTH      ; 64    ; Signed Integer                                                                         ;
; C_MAX_READ_REQ    ; 2     ; Signed Integer                                                                         ;
; C_DATA_WORD_WIDTH ; 2     ; Signed Integer                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                      ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH      ; 64    ; Signed Integer                                                                                            ;
; C_MAX_READ_REQ    ; 2     ; Signed Integer                                                                                            ;
; C_RX_FIFO_DEPTH   ; 1024  ; Signed Integer                                                                                            ;
; C_TX_FIFO_DEPTH   ; 512   ; Signed Integer                                                                                            ;
; C_SG_FIFO_DEPTH   ; 1024  ; Signed Integer                                                                                            ;
; C_DATA_WORD_WIDTH ; 2     ; Signed Integer                                                                                            ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                  ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH            ; 64    ; Signed Integer                                                                                                        ;
; C_MAIN_FIFO_DEPTH       ; 1024  ; Signed Integer                                                                                                        ;
; C_SG_FIFO_DEPTH         ; 1024  ; Signed Integer                                                                                                        ;
; C_MAX_READ_REQ          ; 2     ; Signed Integer                                                                                                        ;
; C_DATA_WORD_WIDTH       ; 2     ; Signed Integer                                                                                                        ;
; C_MAIN_FIFO_DEPTH_WIDTH ; 11    ; Signed Integer                                                                                                        ;
; C_SG_FIFO_DEPTH_WIDTH   ; 11    ; Signed Integer                                                                                                        ;
+-------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH         ; 64    ; Signed Integer                                                                                                                                         ;
; C_DEPTH         ; 1024  ; Signed Integer                                                                                                                                         ;
; C_REAL_DEPTH    ; 1024  ; Signed Integer                                                                                                                                         ;
; C_DEPTH_BITS    ; 10    ; Signed Integer                                                                                                                                         ;
; C_DEPTH_P1_BITS ; 11    ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH         ; 64    ; Signed Integer                                                                                                                                                         ;
; C_DEPTH         ; 1024  ; Signed Integer                                                                                                                                                         ;
; C_REAL_DEPTH    ; 1024  ; Signed Integer                                                                                                                                                         ;
; C_DEPTH_BITS    ; 10    ; Signed Integer                                                                                                                                                         ;
; C_DEPTH_P1_BITS ; 11    ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_RAM_WIDTH    ; 64    ; Signed Integer                                                                                                                                                                             ;
; C_RAM_DEPTH    ; 1024  ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH_BITS   ; 10    ; Signed Integer                                                                                                                                                                                 ;
; N              ; 9     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH_BITS   ; 10    ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH_BITS   ; 10    ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH         ; 64    ; Signed Integer                                                                                                                                   ;
; C_DEPTH         ; 1024  ; Signed Integer                                                                                                                                   ;
; C_PROVIDE_COUNT ; 1     ; Signed Integer                                                                                                                                   ;
; C_REAL_DEPTH    ; 1024  ; Signed Integer                                                                                                                                   ;
; C_DEPTH_BITS    ; 10    ; Signed Integer                                                                                                                                   ;
; C_DEPTH_P1_BITS ; 11    ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_RAM_WIDTH    ; 64    ; Signed Integer                                                                                                                                                       ;
; C_RAM_DEPTH    ; 1024  ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH         ; 64    ; Signed Integer                                                                                                                                   ;
; C_DEPTH         ; 1024  ; Signed Integer                                                                                                                                   ;
; C_PROVIDE_COUNT ; 1     ; Signed Integer                                                                                                                                   ;
; C_REAL_DEPTH    ; 1024  ; Signed Integer                                                                                                                                   ;
; C_DEPTH_BITS    ; 10    ; Signed Integer                                                                                                                                   ;
; C_DEPTH_P1_BITS ; 11    ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_RAM_WIDTH    ; 64    ; Signed Integer                                                                                                                                                       ;
; C_RAM_DEPTH    ; 1024  ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; C_FIFO_DATA_WIDTH   ; 64    ; Signed Integer                                                                                                                                      ;
; C_FIFO_DEPTH        ; 1024  ; Signed Integer                                                                                                                                      ;
; C_MAX_READ_REQ      ; 2     ; Signed Integer                                                                                                                                      ;
; C_FIFO_DEPTH_WIDTH  ; 11    ; Signed Integer                                                                                                                                      ;
; C_WORDS_PER_ELEM    ; 4     ; Signed Integer                                                                                                                                      ;
; C_MAX_ELEMS         ; 200   ; Signed Integer                                                                                                                                      ;
; C_MAX_ENTRIES       ; 800   ; Signed Integer                                                                                                                                      ;
; C_FIFO_COUNT_THRESH ; 224   ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgTxReq ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; C_FIFO_DATA_WIDTH   ; 64    ; Signed Integer                                                                                                                                      ;
; C_FIFO_DEPTH        ; 1024  ; Signed Integer                                                                                                                                      ;
; C_MAX_READ_REQ      ; 2     ; Signed Integer                                                                                                                                      ;
; C_FIFO_DEPTH_WIDTH  ; 11    ; Signed Integer                                                                                                                                      ;
; C_WORDS_PER_ELEM    ; 4     ; Signed Integer                                                                                                                                      ;
; C_MAX_ELEMS         ; 200   ; Signed Integer                                                                                                                                      ;
; C_MAX_ENTRIES       ; 800   ; Signed Integer                                                                                                                                      ;
; C_FIFO_COUNT_THRESH ; 224   ; Signed Integer                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH   ; 64    ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                              ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH      ; 64    ; Signed Integer                                                                                                                                    ;
; C_FIFO_DEPTH      ; 1024  ; Signed Integer                                                                                                                                    ;
; C_MAX_READ_REQ    ; 2     ; Signed Integer                                                                                                                                    ;
; C_DATA_WORD_WIDTH ; 2     ; Signed Integer                                                                                                                                    ;
; C_FIFO_WORDS      ; 2048  ; Signed Integer                                                                                                                                    ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH   ; 64    ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH       ; 64    ; Signed Integer                                                                                                             ;
; C_FIFO_DEPTH       ; 512   ; Signed Integer                                                                                                             ;
; C_FIFO_DEPTH_WIDTH ; 10    ; Signed Integer                                                                                                             ;
+--------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH      ; 64    ; Signed Integer                                                                                                                                           ;
; C_FIFO_DEPTH      ; 8     ; Signed Integer                                                                                                                                           ;
; C_FIFO_DATA_WIDTH ; 65    ; Signed Integer                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH         ; 65    ; Signed Integer                                                                                                                                                             ;
; C_DEPTH         ; 8     ; Signed Integer                                                                                                                                                             ;
; C_REAL_DEPTH    ; 8     ; Signed Integer                                                                                                                                                             ;
; C_DEPTH_BITS    ; 3     ; Signed Integer                                                                                                                                                             ;
; C_DEPTH_P1_BITS ; 4     ; Signed Integer                                                                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_RAM_WIDTH    ; 65    ; Signed Integer                                                                                                                                                                                 ;
; C_RAM_DEPTH    ; 8     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH_BITS   ; 3     ; Signed Integer                                                                                                                                                                                     ;
; N              ; 2     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH_BITS   ; 3     ; Signed Integer                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DEPTH_BITS   ; 3     ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH        ; 64    ; Signed Integer                                                                                                                                       ;
; C_FIFO_DEPTH        ; 512   ; Signed Integer                                                                                                                                       ;
; C_FIFO_DEPTH_THRESH ; 508   ; Signed Integer                                                                                                                                       ;
; C_FIFO_DEPTH_WIDTH  ; 10    ; Signed Integer                                                                                                                                       ;
; C_VALID_HIST        ; 1     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; C_FIFO_DATA_WIDTH  ; 64    ; Signed Integer                                                                                                                                      ;
; C_FIFO_DEPTH       ; 512   ; Signed Integer                                                                                                                                      ;
; C_FIFO_DEPTH_WIDTH ; 10    ; Signed Integer                                                                                                                                      ;
; C_RD_EN_HIST       ; 2     ; Signed Integer                                                                                                                                      ;
; C_FIFO_RD_EN_HIST  ; 2     ; Signed Integer                                                                                                                                      ;
; C_CONSUME_HIST     ; 3     ; Signed Integer                                                                                                                                      ;
; C_COUNT_HIST       ; 3     ; Signed Integer                                                                                                                                      ;
; C_LEN_LAST_HIST    ; 1     ; Signed Integer                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                  ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_WIDTH         ; 64    ; Signed Integer                                                                                                                                                        ;
; C_DEPTH         ; 512   ; Signed Integer                                                                                                                                                        ;
; C_PROVIDE_COUNT ; 1     ; Signed Integer                                                                                                                                                        ;
; C_REAL_DEPTH    ; 512   ; Signed Integer                                                                                                                                                        ;
; C_DEPTH_BITS    ; 9     ; Signed Integer                                                                                                                                                        ;
; C_DEPTH_P1_BITS ; 10    ; Signed Integer                                                                                                                                                        ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_RAM_WIDTH    ; 64    ; Signed Integer                                                                                                                                                                            ;
; C_RAM_DEPTH    ; 512   ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|sg_list_reader_64:sgListReader ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; C_DATA_WIDTH   ; 64    ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: chnl_tester:test_channels[0].chnl_tester_i ;
+------------------+-------+--------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                         ;
+------------------+-------+--------------------------------------------------------------+
; C_PCI_DATA_WIDTH ; 64    ; Signed Integer                                               ;
+------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_SD:lm ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; INITIAL        ; 0     ; Signed Integer                ;
; LINE1          ; 5     ; Signed Integer                ;
; CH_LINE        ; 21    ; Signed Integer                ;
; LINE2          ; 22    ; Signed Integer                ;
; SIZE           ; 38    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_SD:lm|LCD_Controller:u0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; clk_wait       ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 64                   ; Untyped                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 64                   ; Untyped                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_44d1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 64                   ; Untyped                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 64                   ; Untyped                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_u0h1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                               ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_40h1      ; Untyped                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                           ;
; WIDTH_A                            ; 64                   ; Untyped                                                                                                                                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_B                            ; 64                   ; Untyped                                                                                                                                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_e9h1      ; Untyped                                                                                                                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 33                   ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 33                   ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_69h1      ; Untyped                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 33                   ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 33                   ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_69h1      ; Untyped                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 33                   ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 33                   ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_69h1      ; Untyped                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                       ;
; WIDTH_A                            ; 121                  ; Untyped                                                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; WIDTH_B                            ; 121                  ; Untyped                                                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_83h1      ; Untyped                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                       ;
; WIDTH_A                            ; 61                   ; Untyped                                                                                                                                                                                                                       ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                                                                                                                       ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; WIDTH_B                            ; 61                   ; Untyped                                                                                                                                                                                                                       ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                                                                                                                       ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_e0h1      ; Untyped                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                               ;
; WIDTH_A                            ; 6                    ; Untyped                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_B                            ; 6                    ; Untyped                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_atg1      ; Untyped                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                   ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                                ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                                ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                                ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                                ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_etg1      ; Untyped                                                                                                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                     ;
; WIDTH_A                            ; 64                   ; Untyped                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_B                            ; 64                   ; Untyped                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_e9h1      ; Untyped                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_k9h1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                    ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                                                                                                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_k9h1      ; Untyped                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                     ;
; WIDTH_A                            ; 64                   ; Untyped                                                                                                                                                     ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                                                                     ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_B                            ; 64                   ; Untyped                                                                                                                                                     ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                                                                     ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_e9h1      ; Untyped                                                                                                                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                          ;
; WIDTH_A                            ; 64                   ; Untyped                                                                                                                                                                          ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                                                                          ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; WIDTH_B                            ; 64                   ; Untyped                                                                                                                                                                          ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                                                                          ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_04h1      ; Untyped                                                                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                              ;
; WIDTH_A                            ; 12                   ; Untyped                                                                                                                              ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                                              ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                              ;
; WIDTH_B                            ; 12                   ; Untyped                                                                                                                              ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                                              ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_40h1      ; Untyped                                                                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                                       ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                                    ;
; TAP_DISTANCE   ; 5              ; Untyped                                                                                                                                                                                    ;
; WIDTH          ; 66             ; Untyped                                                                                                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_dam ; Untyped                                                                                                                                                                                    ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0 ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                           ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                        ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                        ;
; WIDTH          ; 64             ; Untyped                                                                                                                                        ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER ; shift_taps_9am ; Untyped                                                                                                                                        ;
+----------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                                       ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                                                                       ;
; WIDTH          ; 11             ; Untyped                                                                                                                                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                                                                       ;
; CBXI_PARAMETER ; shift_taps_1am ; Untyped                                                                                                                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                                                                          ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                                                                                 ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 2                                                                                                                                                     ;
; Entity Instance               ; ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component                                                                                ;
;     -- OPERATION_MODE         ; NORMAL                                                                                                                                                ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                                                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                     ;
; Entity Instance               ; PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|altpll:pll0 ;
;     -- OPERATION_MODE         ; no_compensation                                                                                                                                       ;
;     -- PLL_TYPE               ; AUTO                                                                                                                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                                                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                                                                                                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                                                                     ;
+-------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 17                                                                                                                                                                                                                                                                                                  ;
; Entity Instance                           ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                           ;
; Entity Instance                           ; chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 33                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 33                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 33                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 33                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 33                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 33                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 121                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 121                                                                                                                                                                                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0                                                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 61                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 61                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0                                                                                                                                                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 6                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 6                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|altsyncram:rRAM_rtl_0                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                                                                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|altsyncram:rRAM_rtl_0                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 12                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- WIDTH_B                            ; 12                                                                                                                                                                                                                                                                                                  ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                                                                           ;
; Entity Instance            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                           ;
;     -- TAP_DISTANCE        ; 5                                                                                                                                                                           ;
;     -- WIDTH               ; 66                                                                                                                                                                          ;
; Entity Instance            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0                                             ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                           ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                           ;
;     -- WIDTH               ; 64                                                                                                                                                                          ;
; Entity Instance            ; riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0              ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                                           ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                                           ;
;     -- WIDTH               ; 11                                                                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCD_SD:lm"                                                                                                                                                                             ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_mem ; Input  ; Warning  ; Input port expression (64 bits) is wider than the input port (9 bits) it drives.  The 55 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address  ; Output ; Warning  ; Output or bidir port (6 bits) is wider than the port expression (1 bits) it drives; bit(s) "address[5..1]" have no fanouts                                                         ;
+----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "chnl_tester:test_channels[0].chnl_tester_i"                                                                                                                                        ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                  ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; teclado        ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (64 bits) it drives.  The 32 most-significant bit(s) in the port expression will be connected to GND. ;
; teclado[31..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; FULL  ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; EMPTY ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader" ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                   ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; EMPTY ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; FULL ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo" ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; FULL ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; WR_FULL ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|shiftreg:shiftreg_wr_delay_inst" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; RD_DATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo" ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; WR_READY ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr" ;
+----------------------+--------+----------+-------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                 ;
+----------------------+--------+----------+-------------------------------------------------------------------------+
; CFG_INTERRUPT_ASSERT ; Output ; Info     ; Explicitly unconnected                                                  ;
+----------------------+--------+----------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr" ;
+-----------------+-------+----------+-------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                         ;
+-----------------+-------+----------+-------------------------------------------------+
; INTR_LEGACY_CLR ; Input ; Info     ; Stuck at GND                                    ;
+-----------------+-------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                       ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+
; WR_DATA_READY     ; Output ; Info     ; Explicitly unconnected                                                        ;
; WR_DATA[72..68]   ; Input  ; Info     ; Stuck at VCC                                                                  ;
; WR_DATA[54..53]   ; Input  ; Info     ; Stuck at VCC                                                                  ;
; WR_DATA[138..107] ; Input  ; Info     ; Stuck at GND                                                                  ;
; WR_DATA[67..63]   ; Input  ; Info     ; Stuck at GND                                                                  ;
; WR_DATA[52..44]   ; Input  ; Info     ; Stuck at GND                                                                  ;
; WR_DATA[42..34]   ; Input  ; Info     ; Stuck at GND                                                                  ;
; WR_DATA[32..31]   ; Input  ; Info     ; Stuck at GND                                                                  ;
; WR_DATA[74]       ; Input  ; Info     ; Stuck at VCC                                                                  ;
; WR_DATA[73]       ; Input  ; Info     ; Stuck at GND                                                                  ;
; WR_DATA[55]       ; Input  ; Info     ; Stuck at GND                                                                  ;
; WR_DATA[43]       ; Input  ; Info     ; Stuck at VCC                                                                  ;
; WR_DATA[33]       ; Input  ; Info     ; Stuck at VCC                                                                  ;
; WR_DATA[0]        ; Input  ; Info     ; Stuck at GND                                                                  ;
+-------------------+--------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register"                                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA_READY     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; RD_DATA_VALID     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR_DATA_VALID     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_DATA_VALID[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_DATA_READY     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD_DATA_READY[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register"                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA_READY     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; RD_DATA[116..50]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD_DATA[39..30]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD_DATA[118]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD_DATA_READY     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD_DATA_READY[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst"                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; CHNL_TX_OFFLAST_READY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CHNL_NAME_READY       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CORE_SETTINGS[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CORE_SETTINGS[28..21] ; Input  ; Info     ; Stuck at GND                                                                        ;
; CORE_SETTINGS[3..1]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; CORE_SETTINGS[29]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CORE_SETTINGS[20]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; CORE_SETTINGS[19]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; CORE_SETTINGS[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|shiftreg:rst_shiftreg"                                                                                     ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter" ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                    ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------+
; VALUE[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
; ENABLE      ; Input  ; Info     ; Stuck at VCC                                                                               ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter" ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; VALUE[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; ENABLE      ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg" ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                       ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; RD_DATA[10..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
; RD_DATA[6..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                           ;
+----------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:output_inst" ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                                  ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA[28..25] ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
; WR_DATA[56]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst|pipeline:input_inst" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA[31..27] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                    ;
; WR_DATA[28..27] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
; WR_DATA[17..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
; WR_DATA[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
; WR_DATA[31]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
; WR_DATA[23]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
; WR_DATA[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                           ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].packet_valid_register" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA_READY ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                              ;
; RD_DATA       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                              ;
; WR_DATA       ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                              ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[1].data_register_" ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA_VALID ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].packet_valid_register" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                             ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA_READY ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                              ;
; RD_DATA       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                              ;
; WR_DATA       ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                              ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_" ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA_VALID ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                          ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst" ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                   ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; VALUE ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (15 bits) it drives; bit(s) "VALUE[15..15]" have no fanouts                                                                                              ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                          ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA[10..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                              ;
; RD_DATA[3]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                              ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:ready_reg" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA_READY   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; RD_DATA[29..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; RD_DATA[10..1]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
; RD_DATA_VALID   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg" ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                                                                                                                                             ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA[7..6] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                        ;
+---------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|rotate:rot_inst" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (2 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASK              ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (4 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.                                             ;
; OFFSET_ENABLE     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                ;
; OFFSET_ENABLE[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                      ;
; OFFSET            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MASK              ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (4 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND.                                                ;
; OFFSET_ENABLE     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                   ;
; OFFSET_ENABLE[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|shiftreg:shiftreg_wr_delay_inst" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg" ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                       ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA_READY ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                        ;
; RD_DATA       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                        ;
; WR_DATA       ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                        ;
+---------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].fifo_pipeline_inst_" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                               ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                   ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[1].input_pipeline_inst_" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                                                                                                             ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA_READY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                 ;
; WR_DATA[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                        ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[1].select_rotate_inst_" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA[1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                           ;
; WR_DATA[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA[1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                           ;
; WR_DATA[0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                           ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:output_inst" ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                                  ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA[28..25] ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
; WR_DATA[3]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                             ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst" ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA[127..96] ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
; WR_DATA[47..44]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
; WR_DATA[17..15]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
; WR_DATA[11..10]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
; WR_DATA[71]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
; WR_DATA[29]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
; WR_DATA[26]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
; WR_DATA[23]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
; WR_DATA[19]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                           ;
+------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|shiftreg:sop_shiftreg_inst"                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD_DATA[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RST_IN     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA_READY   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; RD_DATA[99..84] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; RD_DATA[51..48] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; RD_DATA[27..19] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; RD_DATA[17..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; RD_DATA[75]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; RD_DATA_READY   ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:dw_pipeline"                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA_READY     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; RD_DATA_VALID     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR_DATA_VALID     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_DATA_VALID[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_DATA_READY     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:dw_enable"                                ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_EN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_EN[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:start_flag_register"                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR_EN      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_EN[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register"                     ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA[6..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD_DATA[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RST_IN        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register"                  ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_type_register"                     ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RST_IN     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW2_register"                         ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:meta_DW1_register"                         ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_DW0_register"                     ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|shiftreg:sop_shiftreg_inst"                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA[4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RST_IN     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                            ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA_READY   ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; RD_DATA[85..83] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; RD_DATA[79..78] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; RD_DATA[91]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; RD_DATA[87]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; RD_DATA_READY   ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:start_flag_register"                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_EN      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_EN[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW1_bit_2_register"                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register"                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_length_register"                  ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_type_register"                     ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RST_IN     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_4DWH_register"                     ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RST_IN     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_register"                         ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:dw_pipeline"                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_DATA_READY     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; RD_DATA_VALID     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR_DATA_VALID     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_DATA_VALID[-1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD_DATA_READY     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:dw_enable"                                ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR_EN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR_EN[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:soff_shiftreg_inst"                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RD_DATA    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RST_IN     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eoff_shiftreg_inst"                                                           ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eop_shiftreg_inst"                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:valid_shiftreg_inst"                                                          ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:sop_shiftreg_inst"                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst"                                                           ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RST_IN     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RST_IN[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst"                                                 ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; TX_TLP_START_OFFSET[3..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; TX_TLP_END_OFFSET[3..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DONE_RXR_RST              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; DONE_RXC_RST              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; M_AXIS_CQ_TREADY          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; M_AXIS_RC_TREADY          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_AXIS_CC_TVALID          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_AXIS_CC_TLAST           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_AXIS_CC_TDATA           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_AXIS_CC_TKEEP           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_AXIS_CC_TUSER           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_AXIS_RQ_TVALID          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_AXIS_RQ_TLAST           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_AXIS_RQ_TDATA           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_AXIS_RQ_TKEEP           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; S_AXIS_RQ_TUSER           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; M_AXIS_CQ_TVALID          ; Input  ; Info     ; Stuck at GND                                                                        ;
; M_AXIS_CQ_TLAST           ; Input  ; Info     ; Stuck at GND                                                                        ;
; M_AXIS_CQ_TDATA           ; Input  ; Info     ; Stuck at GND                                                                        ;
; M_AXIS_CQ_TKEEP           ; Input  ; Info     ; Stuck at GND                                                                        ;
; M_AXIS_CQ_TUSER           ; Input  ; Info     ; Stuck at GND                                                                        ;
; M_AXIS_RC_TVALID          ; Input  ; Info     ; Stuck at GND                                                                        ;
; M_AXIS_RC_TLAST           ; Input  ; Info     ; Stuck at GND                                                                        ;
; M_AXIS_RC_TDATA           ; Input  ; Info     ; Stuck at GND                                                                        ;
; M_AXIS_RC_TKEEP           ; Input  ; Info     ; Stuck at GND                                                                        ;
; M_AXIS_RC_TUSER           ; Input  ; Info     ; Stuck at GND                                                                        ;
; S_AXIS_CC_TREADY          ; Input  ; Info     ; Stuck at GND                                                                        ;
; S_AXIS_RQ_TREADY          ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa|translation_altera:trans"                                                                                                                         ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                     ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RX_TLP_START_OFFSET ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "RX_TLP_START_OFFSET[3..1]" have no fanouts                      ;
; RX_TLP_END_OFFSET   ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "RX_TLP_END_OFFSET[3..1]" have no fanouts                        ;
; TX_TLP_START_OFFSET ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "TX_TLP_START_OFFSET[3..1]" will be connected to GND. ;
; TX_TLP_END_OFFSET   ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "TX_TLP_END_OFFSET[3..1]" will be connected to GND.   ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "riffa_wrapper_de2i:riffa"                                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; TX_ST_EMPTY ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PCIeGen1x1If64:pcie_inst"                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; app_int_ack        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; hotrst_exit        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; l2_exit            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; lane_act           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; lmi_ack            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; lmi_dout           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; ltssm              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rc_pll_locked      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rx_st_bardec0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rx_st_be0          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; rx_st_err0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; suc_spd_neg        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; tl_cfg_ctl_wr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; tl_cfg_sts_wr      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; app_msi_num        ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; app_msi_tc         ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; cpl_err            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cpl_pending        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; hpg_ctrler         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pclk_in            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phystatus_ext      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pipe_mode          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pm_auxpwr          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pm_data            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pm_event           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pme_to_cr          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_st_mask0        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdata0_ext        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxdatak0_ext       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxelecidle0_ext    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxstatus0_ext      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rxvalid0_ext       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; test_in            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; app_clk            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clk250_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clk500_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; derr_cor_ext_rcv0  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; derr_cor_ext_rpl   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; derr_rpl           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; dlup_exit          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pme_to_sr          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; powerdown_ext      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; r2c_err0           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rate_ext           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rc_rx_digitalreset ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_fifo_empty0     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_fifo_full0      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rxpolarity0_ext    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_cred0           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_fifo_empty0     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_fifo_full0      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_fifo_rdptr0     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tx_fifo_wrptr0     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txcompl0_ext       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdata0_ext        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdatak0_ext       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txdetectrx_ext     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; txelecidle0_ext    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst"                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c2     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+----------------------------------+------------------+
; Type                             ; Count            ;
+----------------------------------+------------------+
; boundary_port                    ; 47               ;
; cycloneiii_ff                    ; 8611             ;
;     CLR                          ; 146              ;
;     ENA                          ; 3749             ;
;     ENA CLR                      ; 78               ;
;     ENA CLR SCLR                 ; 7                ;
;     ENA CLR SLD                  ; 64               ;
;     ENA SCLR                     ; 144              ;
;     ENA SCLR SLD                 ; 45               ;
;     ENA SLD                      ; 190              ;
;     SCLR                         ; 777              ;
;     SCLR SLD                     ; 1                ;
;     SLD                          ; 363              ;
;     plain                        ; 3047             ;
; cycloneiii_lcell_comb            ; 7656             ;
;     arith                        ; 1583             ;
;         2 data inputs            ; 1037             ;
;         3 data inputs            ; 546              ;
;     normal                       ; 6073             ;
;         0 data inputs            ; 28               ;
;         1 data inputs            ; 99               ;
;         2 data inputs            ; 888              ;
;         3 data inputs            ; 2121             ;
;         4 data inputs            ; 2937             ;
; cycloneiii_ram_block             ; 853              ;
; cycloneiv_hssi_calibration_block ; 1                ;
; cycloneiv_hssi_cmu               ; 1                ;
; cycloneiv_hssi_rx_pcs            ; 1                ;
; cycloneiv_hssi_rx_pma            ; 1                ;
; cycloneiv_hssi_tx_pcs            ; 1                ;
; cycloneiv_hssi_tx_pma            ; 1                ;
; cycloneiv_pll                    ; 2                ;
; stratixiv_hssi_pcie_hip          ; 1                ;
;                                  ;                  ;
; Max LUT depth                    ; 7.20             ;
; Average LUT depth                ; 1.87             ;
+----------------------------------+------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:30     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 20 18:15:17 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2Gen1x1If64 -c DE2Gen1x1If64
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/altera/de2i/de2gen1x1if64/hdl/sd_lcd.sv
    Info (12023): Found entity 1: LCD_SD File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/SD_LCD.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/altera/de2i/de2gen1x1if64/hdl/memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/memory.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/altera/de2i/de2gen1x1if64/hdl/lcd_controller.sv
    Info (12023): Found entity 1: LCD_Controller File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/LCD_Controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/altera/de2i/de2gen1x1if64/hdl/lcd.sv
    Info (12023): Found entity 1: LCD File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/LCD.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/reset_extender.v
    Info (12023): Found entity 1: reset_extender File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reset_extender.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/altera/de2i/riffa_wrapper_de2i.v
    Info (12023): Found entity 1: riffa_wrapper_de2i File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/riffa_wrapper_de2i.v Line: 48
Info (12021): Found 3 design units, including 3 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v
    Info (12023): Found entity 1: txr_engine_ultrascale File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v Line: 51
    Info (12023): Found entity 2: txr_formatter_ultrascale File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v Line: 273
    Info (12023): Found entity 3: txr_translation_layer File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v Line: 404
Info (12021): Found 2 design units, including 2 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/txr_engine_classic.v
    Info (12023): Found entity 1: txr_engine_classic File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txr_engine_classic.v Line: 51
    Info (12023): Found entity 2: txr_formatter_classic File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txr_engine_classic.v Line: 207
Info (12021): Found 3 design units, including 3 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v
    Info (12023): Found entity 1: txc_engine_ultrascale File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v Line: 51
    Info (12023): Found entity 2: txc_formatter_ultrascale File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v Line: 278
    Info (12023): Found entity 3: txc_translation_layer File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v Line: 402
Info (12021): Found 2 design units, including 2 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/txc_engine_classic.v
    Info (12023): Found entity 1: txc_engine_classic File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txc_engine_classic.v Line: 52
    Info (12023): Found entity 2: txc_formatter_classic File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txc_engine_classic.v Line: 209
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_port_writer.v
    Info (12023): Found entity 1: tx_port_writer File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_writer.v Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_port_monitor_128.v
    Info (12023): Found entity 1: tx_port_monitor_128 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_monitor_128.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_port_monitor_64.v
    Info (12023): Found entity 1: tx_port_monitor_64 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_monitor_64.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_port_monitor_32.v
    Info (12023): Found entity 1: tx_port_monitor_32 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_monitor_32.v Line: 53
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/tx_port_channel_gate_128.v(110) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v
    Info (12023): Found entity 1: tx_port_channel_gate_128 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v Line: 53
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/tx_port_channel_gate_64.v(110) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v
    Info (12023): Found entity 1: tx_port_channel_gate_64 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v Line: 53
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/tx_port_channel_gate_32.v(110) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v Line: 110
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v
    Info (12023): Found entity 1: tx_port_channel_gate_32 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v Line: 53
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/tx_port_buffer_128.v(113) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_buffer_128.v Line: 113
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_port_buffer_128.v
    Info (12023): Found entity 1: tx_port_buffer_128 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_buffer_128.v Line: 48
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/tx_port_buffer_64.v(112) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_buffer_64.v Line: 112
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_port_buffer_64.v
    Info (12023): Found entity 1: tx_port_buffer_64 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_buffer_64.v Line: 48
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/tx_port_buffer_32.v(85) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_buffer_32.v Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_port_buffer_32.v
    Info (12023): Found entity 1: tx_port_buffer_32 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_buffer_32.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_port_128.v
    Info (12023): Found entity 1: tx_port_128 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_128.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_port_64.v
    Info (12023): Found entity 1: tx_port_64 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_64.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_port_32.v
    Info (12023): Found entity 1: tx_port_32 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_32.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_multiplexer_128.v
    Info (12023): Found entity 1: tx_multiplexer_128 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer_128.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_multiplexer_64.v
    Info (12023): Found entity 1: tx_multiplexer_64 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer_64.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_multiplexer_32.v
    Info (12023): Found entity 1: tx_multiplexer_32 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer_32.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_multiplexer.v
    Info (12023): Found entity 1: tx_multiplexer File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_hdr_fifo.v
    Info (12023): Found entity 1: tx_hdr_fifo File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_hdr_fifo.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v
    Info (12023): Found entity 1: tx_engine_ultrascale File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_engine_selector.v
    Info (12023): Found entity 1: tx_engine_selector File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_selector.v Line: 47
Info (12021): Found 4 design units, including 4 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_engine_classic.v
    Info (12023): Found entity 1: tx_engine_classic File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 54
    Info (12023): Found entity 2: tx_mux File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 436
    Info (12023): Found entity 3: tx_arbiter File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 656
    Info (12023): Found entity 4: tx_phi File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 836
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_engine.v
    Info (12023): Found entity 1: tx_engine File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_data_shift.v
    Info (12023): Found entity 1: tx_data_shift File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_shift.v Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_data_pipeline.v
    Info (12023): Found entity 1: tx_data_pipeline File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_pipeline.v Line: 55
Info (12021): Found 2 design units, including 2 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_data_fifo.v
    Info (12023): Found entity 1: tx_data_fifo File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_fifo.v Line: 63
    Info (12023): Found entity 2: counter_v2 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_fifo.v Line: 288
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v
    Info (12023): Found entity 1: tx_alignment_pipeline File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 87
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/translation_xilinx.v
    Info (12023): Found entity 1: translation_xilinx File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/translation_xilinx.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/translation_altera.v
    Info (12023): Found entity 1: translation_altera File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/translation_altera.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/syncff.v
    Info (12023): Found entity 1: syncff File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/syncff.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/sync_fifo.v
    Info (12023): Found entity 1: sync_fifo File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/sync_fifo.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/shiftreg.v
    Info (12023): Found entity 1: shiftreg File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/shiftreg.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/sg_list_requester.v
    Info (12023): Found entity 1: sg_list_requester File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/sg_list_requester.v Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/sg_list_reader_128.v
    Info (12023): Found entity 1: sg_list_reader_128 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/sg_list_reader_128.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/sg_list_reader_64.v
    Info (12023): Found entity 1: sg_list_reader_64 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/sg_list_reader_64.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/sg_list_reader_32.v
    Info (12023): Found entity 1: sg_list_reader_32 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/sg_list_reader_32.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/scsdpram.v
    Info (12023): Found entity 1: scsdpram File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/scsdpram.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v
    Info (12023): Found entity 1: rxr_engine_ultrascale File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rxr_engine_classic.v
    Info (12023): Found entity 1: rxr_engine_classic File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_classic.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rxr_engine_128.v
    Info (12023): Found entity 1: rxr_engine_128 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_128.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v
    Info (12023): Found entity 1: rxc_engine_ultrascale File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rxc_engine_classic.v
    Info (12023): Found entity 1: rxc_engine_classic File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxc_engine_classic.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rxc_engine_128.v
    Info (12023): Found entity 1: rxc_engine_128 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxc_engine_128.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rx_port_requester_mux.v
    Info (12023): Found entity 1: rx_port_requester_mux File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_requester_mux.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rx_port_reader.v
    Info (12023): Found entity 1: rx_port_reader File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_reader.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rx_port_channel_gate.v
    Info (12023): Found entity 1: rx_port_channel_gate File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_channel_gate.v Line: 46
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/rx_port_128.v(248) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_128.v Line: 248
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/rx_port_128.v(262) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_128.v Line: 262
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/rx_port_128.v(275) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_128.v Line: 275
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rx_port_128.v
    Info (12023): Found entity 1: rx_port_128 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_128.v Line: 45
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/rx_port_64.v(248) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_64.v Line: 248
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/rx_port_64.v(262) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_64.v Line: 262
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/rx_port_64.v(275) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_64.v Line: 275
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rx_port_64.v
    Info (12023): Found entity 1: rx_port_64 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_64.v Line: 45
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/rx_port_32.v(248) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_32.v Line: 248
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/rx_port_32.v(262) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_32.v Line: 262
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/rx_port_32.v(275) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_32.v Line: 275
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rx_port_32.v
    Info (12023): Found entity 1: rx_port_32 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_32.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v
    Info (12023): Found entity 1: rx_engine_ultrascale File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rx_engine_classic.v
    Info (12023): Found entity 1: rx_engine_classic File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_engine_classic.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/rotate.v
    Info (12023): Found entity 1: rotate File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rotate.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/riffa.v
    Info (12023): Found entity 1: riffa File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/riffa.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/reset_controller.v
    Info (12023): Found entity 1: reset_controller File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reset_controller.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/reorder_queue_output.v
    Info (12023): Found entity 1: reorder_queue_output File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_output.v Line: 58
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/reorder_queue_input.v(311) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_input.v Line: 311
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/reorder_queue_input.v(328) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_input.v Line: 328
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/reorder_queue_input.v
    Info (12023): Found entity 1: reorder_queue_input File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_input.v Line: 44
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/reorder_queue.v(179) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue.v Line: 179
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/reorder_queue.v(198) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue.v Line: 198
Warning (10335): Unrecognized synthesis attribute "RAM_STYLE" at ../../../../riffa_hdl/reorder_queue.v(214) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue.v Line: 214
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/reorder_queue.v
    Info (12023): Found entity 1: reorder_queue File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/registers.v
    Info (12023): Found entity 1: registers File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/registers.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/register.v
    Info (12023): Found entity 1: register File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/register.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v
    Info (12023): Found entity 1: recv_credit_flow_ctrl File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v
    Info (12023): Found entity 1: ram_2clk_1w_1r File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v
    Info (12023): Found entity 1: ram_1clk_1w_1r File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v Line: 48
Info (12021): Found 3 design units, including 3 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/pipeline.v
    Info (12023): Found entity 1: pipeline File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 45
    Info (12023): Found entity 2: mem_pipeline File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 109
    Info (12023): Found entity 3: reg_pipeline File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 214
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/one_hot_mux.v
    Info (12023): Found entity 1: one_hot_mux File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/one_hot_mux.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/offset_to_mask.v
    Info (12023): Found entity 1: offset_to_mask File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/offset_to_mask.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v
    Info (12023): Found entity 1: offset_flag_to_one_hot File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v Line: 45
Warning (12090): Entity "mux" obtained from "../../../../riffa_hdl/mux.v" instead of from Quartus Prime megafunction library File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/mux.v Line: 45
Info (12021): Found 3 design units, including 3 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/mux.v
    Info (12023): Found entity 1: mux File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/mux.v Line: 45
    Info (12023): Found entity 2: mux_select File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/mux.v Line: 90
    Info (12023): Found entity 3: mux_shift File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/mux.v Line: 111
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/interrupt_controller.v
    Info (12023): Found entity 1: interrupt_controller File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/interrupt_controller.v Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/interrupt.v
    Info (12023): Found entity 1: interrupt File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/interrupt.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/fifo_packer_128.v
    Info (12023): Found entity 1: fifo_packer_128 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/fifo_packer_128.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/fifo_packer_64.v
    Info (12023): Found entity 1: fifo_packer_64 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/fifo_packer_64.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/fifo_packer_32.v
    Info (12023): Found entity 1: fifo_packer_32 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/fifo_packer_32.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/fifo.v
    Info (12023): Found entity 1: fifo File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/fifo.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/ff.v
    Info (12023): Found entity 1: ff File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/ff.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/engine_layer.v
    Info (12023): Found entity 1: engine_layer File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/engine_layer.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/demux.v
    Info (12023): Found entity 1: demux File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/demux.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/cross_domain_signal.v
    Info (12023): Found entity 1: cross_domain_signal File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/cross_domain_signal.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/counter.v
    Info (12023): Found entity 1: counter File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/counter.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/chnl_tester.v
    Info (12023): Found entity 1: chnl_tester File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/chnl_tester.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/channel_128.v
    Info (12023): Found entity 1: channel_128 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/channel_128.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/channel_64.v
    Info (12023): Found entity 1: channel_64 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/channel_64.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/channel_32.v
    Info (12023): Found entity 1: channel_32 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/channel_32.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/channel.v
    Info (12023): Found entity 1: channel File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/channel.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/async_fifo_fwft.v
    Info (12023): Found entity 1: async_fifo_fwft File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo_fwft.v Line: 48
Info (12021): Found 4 design units, including 4 entities, in source file /users/gerar/documents/github/riffa/fpga/riffa_hdl/async_fifo.v
    Info (12023): Found entity 1: async_fifo File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo.v Line: 51
    Info (12023): Found entity 2: async_cmp File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo.v Line: 138
    Info (12023): Found entity 3: rd_ptr_empty File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo.v Line: 191
    Info (12023): Found entity 4: wr_ptr_full File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo.v Line: 251
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/altera/de2i/de2gen1x1if64/hdl/de2gen1x1if64.v
    Info (12023): Found entity 1: DE2Gen1x1If64 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 47
Info (12021): Found 3 design units, including 3 entities, in source file /users/gerar/documents/github/riffa/fpga/altera/de2i/de2gen1x1if64/ip/altgxpciegen1x1.v
    Info (12023): Found entity 1: ALTGXPCIeGen1x1_alt_dprio_v5k File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 52
    Info (12023): Found entity 2: ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 367
    Info (12023): Found entity 3: ALTGXPCIeGen1x1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 481
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/altera/de2i/de2gen1x1if64/ip/pciegen1x1if64.v
    Info (12023): Found entity 1: PCIeGen1x1If64 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/altera/de2i/de2gen1x1if64/ip/pciegen1x1if64_core.v
    Info (12023): Found entity 1: PCIeGen1x1If64_core File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_core.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file /users/gerar/documents/github/riffa/fpga/altera/de2i/de2gen1x1if64/ip/altpll50i50o125o250o.v
    Info (12023): Found entity 1: ALTPLL50I50O125O250O File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTPLL50I50O125O250O.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at tx_engine_classic.v(179): created implicit net for "wDoneEngRst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 179
Warning (10236): Verilog HDL Implicit Net warning at rxr_engine_ultrascale.v(384): created implicit net for "rRst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v Line: 384
Warning (10236): Verilog HDL Implicit Net warning at riffa.v(425): created implicit net for "wPendingRst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/riffa.v Line: 425
Warning (10236): Verilog HDL Implicit Net warning at DE2Gen1x1If64.v(407): created implicit net for "ADR" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 407
Info (12127): Elaborating entity "DE2Gen1x1If64" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2Gen1x1If64.v(168): truncated value with size 32 to match size of target (5) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 168
Warning (10034): Output port "LED_G[7..0]" at DE2Gen1x1If64.v(64) has no driver File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 64
Warning (10034): Output port "LED_R" at DE2Gen1x1If64.v(65) has no driver File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
Info (12128): Elaborating entity "ALTPLL50I50O125O250O" for hierarchy "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 208
Info (12128): Elaborating entity "altpll" for hierarchy "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTPLL50I50O125O250O.v Line: 103
Info (12130): Elaborated megafunction instantiation "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTPLL50I50O125O250O.v Line: 103
Info (12133): Instantiated megafunction "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component" with the following parameter: File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTPLL50I50O125O250O.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "5"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ALTPLL50I50O125O250O"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll50i50o125o250o_altpll.v
    Info (12023): Found entity 1: ALTPLL50I50O125O250O_altpll File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll50i50o125o250o_altpll.v Line: 30
Info (12128): Elaborating entity "ALTPLL50I50O125O250O_altpll" for hierarchy "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ALTGXPCIeGen1x1" for hierarchy "ALTGXPCIeGen1x1:altgx_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 218
Info (12128): Elaborating entity "ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801" for hierarchy "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 503
Info (12128): Elaborating entity "alt_cal_c3gxb" for hierarchy "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 434
Info (12130): Elaborated megafunction instantiation "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 434
Info (12133): Instantiated megafunction "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|alt_cal_c3gxb:calibration_c3gxb" with the following parameter: File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 434
    Info (12134): Parameter "channel_address_width" = "0"
    Info (12134): Parameter "number_of_channels" = "1"
    Info (12134): Parameter "sim_model_mode" = "FALSE"
    Info (12134): Parameter "lpm_type" = "alt_cal_c3gxb"
Info (12128): Elaborating entity "ALTGXPCIeGen1x1_alt_dprio_v5k" for hierarchy "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 455
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 229
Info (12130): Elaborated megafunction instantiation "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 229
Info (12133): Instantiated megafunction "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr" with the following parameter: File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 229
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_87e.tdf
    Info (12023): Found entity 1: cmpr_87e File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_87e.tdf Line: 23
Info (12128): Elaborating entity "cmpr_87e" for hierarchy "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_87e:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 253
Info (12130): Elaborated megafunction instantiation "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 253
Info (12133): Instantiated megafunction "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr" with the following parameter: File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 253
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kae.tdf
    Info (12023): Found entity 1: cmpr_kae File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_kae.tdf Line: 23
Info (12128): Elaborating entity "cmpr_kae" for hierarchy "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr|cmpr_kae:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_compare" for hierarchy "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 277
Info (12130): Elaborated megafunction instantiation "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 277
Info (12133): Instantiated megafunction "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr" with the following parameter: File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 277
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_usd.tdf
    Info (12023): Found entity 1: cmpr_usd File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_usd.tdf Line: 23
Info (12128): Elaborating entity "cmpr_usd" for hierarchy "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr|cmpr_usd:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.tdf Line: 281
Info (12128): Elaborating entity "lpm_counter" for hierarchy "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 305
Info (12130): Elaborated megafunction instantiation "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 305
Info (12133): Instantiated megafunction "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter" with the following parameter: File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 305
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_29h.tdf
    Info (12023): Found entity 1: cntr_29h File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cntr_29h.tdf Line: 26
Info (12128): Elaborating entity "cntr_29h" for hierarchy "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "lpm_decode" for hierarchy "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 325
Info (12130): Elaborated megafunction instantiation "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 325
Info (12133): Instantiated megafunction "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode" with the following parameter: File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ALTGXPCIeGen1x1.v Line: 325
    Info (12134): Parameter "lpm_decodes" = "8"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "lpm_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8ff.tdf
    Info (12023): Found entity 1: decode_8ff File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/decode_8ff.tdf Line: 23
Info (12128): Elaborating entity "decode_8ff" for hierarchy "ALTGXPCIeGen1x1:altgx_inst|ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801:ALTGXPCIeGen1x1_alt_c3gxb_reconfig_1801_component|ALTGXPCIeGen1x1_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode|decode_8ff:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.tdf Line: 77
Info (12128): Elaborating entity "PCIeGen1x1If64" for hierarchy "PCIeGen1x1If64:pcie_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 280
Warning (12125): Using design file /users/gerar/documents/github/riffa/fpga/altera/de2i/de2gen1x1if64/ip/pciegen1x1if64_serdes.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: PCIeGen1x1If64_serdes_alt_c3gxb_mmf8 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v Line: 48
    Info (12023): Found entity 2: PCIeGen1x1If64_serdes File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v Line: 995
Info (12128): Elaborating entity "PCIeGen1x1If64_serdes" for hierarchy "PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.v Line: 496
Info (12128): Elaborating entity "PCIeGen1x1If64_serdes_alt_c3gxb_mmf8" for hierarchy "PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v Line: 1129
Warning (10034): Output port "rx_patterndetect[0]" at pciegen1x1if64_serdes.v(106) has no driver File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v Line: 106
Warning (10034): Output port "rx_syncstatus[0]" at pciegen1x1if64_serdes.v(107) has no driver File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v Line: 107
Info (12128): Elaborating entity "altpll" for hierarchy "PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|altpll:pll0" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v Line: 332
Info (12130): Elaborated megafunction instantiation "PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|altpll:pll0" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v Line: 332
Info (12133): Instantiated megafunction "PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|altpll:pll0" with the following parameter: File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/pciegen1x1if64_serdes.v Line: 332
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk1_divide_by" = "10"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk2_divide_by" = "10"
    Info (12134): Parameter "clk2_duty_cycle" = "20"
    Info (12134): Parameter "clk2_multiply_by" = "25"
    Info (12134): Parameter "dpa_divide_by" = "2"
    Info (12134): Parameter "dpa_multiply_by" = "25"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "operation_mode" = "no_compensation"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altpll"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf
    Info (12023): Found entity 1: altpll_nn81 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll_nn81.tdf Line: 26
Info (12128): Elaborating entity "altpll_nn81" for hierarchy "PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_serdes:serdes|PCIeGen1x1If64_serdes_alt_c3gxb_mmf8:PCIeGen1x1If64_serdes_alt_c3gxb_mmf8_component|altpll:pll0|altpll_nn81:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Warning (12125): Using design file /users/gerar/documents/github/riffa/fpga/altera/de2i/de2gen1x1if64/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altpcie_rs_serdes File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v Line: 20
Info (12128): Elaborating entity "altpcie_rs_serdes" for hierarchy "PCIeGen1x1If64:pcie_inst|altpcie_rs_serdes:rs_serdes" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.v Line: 517
Info (12128): Elaborating entity "PCIeGen1x1If64_core" for hierarchy "PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64.v Line: 658
Info (12021): Found 5 design units, including 5 entities, in source file /users/gerar/documents/github/riffa/fpga/altera/de2i/de2gen1x1if64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v
    Info (12023): Found entity 1: altpcie_hip_pipen1b File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 22
    Info (12023): Found entity 2: alt4gxb_reset_controller File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 3153
    Info (12023): Found entity 3: altpcie_txcred_patch File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 3397
    Info (12023): Found entity 4: altpcie_tl_cfg_pipe File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 3800
    Info (12023): Found entity 5: altpcie_pcie_reconfig_bridge File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 3914
Info (12128): Elaborating entity "altpcie_hip_pipen1b" for hierarchy "PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_core.v Line: 743
Info (12128): Elaborating entity "altpcie_pcie_reconfig_bridge" for hierarchy "PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 2549
Info (12128): Elaborating entity "altpcie_txcred_patch" for hierarchy "PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 3067
Info (12128): Elaborating entity "altpcie_tl_cfg_pipe" for hierarchy "PCIeGen1x1If64:pcie_inst|PCIeGen1x1If64_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_hip_pipen1b.v Line: 3108
Info (12128): Elaborating entity "riffa_wrapper_de2i" for hierarchy "riffa_wrapper_de2i:riffa" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 362
Info (12128): Elaborating entity "translation_altera" for hierarchy "riffa_wrapper_de2i:riffa|translation_altera:trans" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/riffa_wrapper_de2i.v Line: 337
Warning (10034): Output port "RX_TLP_BAR_DECODE" at translation_altera.v(95) has no driver File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/translation_altera.v Line: 95
Info (12128): Elaborating entity "engine_layer" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/riffa_wrapper_de2i.v Line: 486
Warning (10034): Output port "TX_TLP_START_OFFSET[3..1]" at engine_layer.v(81) has no driver File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/engine_layer.v Line: 81
Warning (10034): Output port "TX_TLP_END_OFFSET[3..1]" at engine_layer.v(83) has no driver File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/engine_layer.v Line: 83
Info (12128): Elaborating entity "rx_engine_classic" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/engine_layer.v Line: 281
Info (12128): Elaborating entity "shiftreg" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:data_shiftreg_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_engine_classic.v Line: 165
Info (12128): Elaborating entity "shiftreg" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:sop_shiftreg_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_engine_classic.v Line: 183
Warning (10230): Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (1) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/shiftreg.v Line: 76
Info (12128): Elaborating entity "shiftreg" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eoff_shiftreg_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_engine_classic.v Line: 238
Warning (10230): Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (4) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/shiftreg.v Line: 76
Info (12128): Elaborating entity "rxr_engine_classic" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_engine_classic.v Line: 402
Warning (10036): Verilog HDL or VHDL warning at rxr_engine_classic.v(146): object "_wEndFlag" assigned a value but never read File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_classic.v Line: 146
Warning (10036): Verilog HDL or VHDL warning at rxr_engine_classic.v(163): object "wRxrDataReady" assigned a value but never read File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_classic.v Line: 163
Warning (10230): Verilog HDL assignment warning at rxr_engine_classic.v(192): truncated value with size 10 to match size of target (1) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_classic.v Line: 192
Info (12128): Elaborating entity "offset_to_mask" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|offset_to_mask:o2m_ef" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_classic.v Line: 288
Info (12128): Elaborating entity "register" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:dw_enable" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_classic.v Line: 308
Warning (10230): Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (2) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/register.v Line: 59
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:dw_pipeline" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_classic.v Line: 329
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:dw_pipeline|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "register" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_DW0_register" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_classic.v Line: 349
Info (12128): Elaborating entity "register" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_type_register" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_classic.v Line: 429
Warning (10230): Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/register.v Line: 59
Info (12128): Elaborating entity "register" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_length_register" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_classic.v Line: 445
Warning (10230): Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/register.v Line: 59
Info (12128): Elaborating entity "register" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_classic.v Line: 462
Warning (10230): Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (1) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/register.v Line: 59
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxr_engine_classic.v Line: 514
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "rxc_engine_classic" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_engine_classic.v Line: 448
Warning (10230): Verilog HDL assignment warning at rxc_engine_classic.v(168): truncated value with size 10 to match size of target (1) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxc_engine_classic.v Line: 168
Info (12128): Elaborating entity "register" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_DW0_register" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxc_engine_classic.v Line: 258
Info (12128): Elaborating entity "register" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_type_register" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxc_engine_classic.v Line: 300
Warning (10230): Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/register.v Line: 59
Info (12128): Elaborating entity "register" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxc_engine_classic.v Line: 314
Warning (10230): Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/register.v Line: 59
Info (12128): Elaborating entity "register" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxc_engine_classic.v Line: 328
Warning (10230): Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (7) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/register.v Line: 59
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rxc_engine_classic.v Line: 422
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|pipeline:output_pipeline|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "tx_engine_classic" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/engine_layer.v Line: 347
Warning (10036): Verilog HDL or VHDL warning at tx_engine_classic.v(179): object "wDoneEngRst" assigned a value but never read File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 179
Info (12128): Elaborating entity "txc_engine_classic" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 262
Info (12128): Elaborating entity "txc_formatter_classic" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txc_engine_classic.v Line: 164
Warning (10230): Verilog HDL assignment warning at txc_engine_classic.v(298): truncated value with size 32 to match size of target (4) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txc_engine_classic.v Line: 298
Warning (10230): Verilog HDL assignment warning at txc_engine_classic.v(299): truncated value with size 32 to match size of target (10) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txc_engine_classic.v Line: 299
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txc_engine_classic.v Line: 320
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:input_inst|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:output_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txc_engine_classic.v Line: 342
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst|pipeline:output_inst|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "tx_engine" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txc_engine_classic.v Line: 206
Info (12128): Elaborating entity "tx_data_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine.v Line: 149
Info (12128): Elaborating entity "tx_data_shift" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_pipeline.v Line: 123
Warning (10230): Verilog HDL assignment warning at tx_data_shift.v(152): truncated value with size 32 to match size of target (2) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_shift.v Line: 152
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_shift.v Line: 200
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:input_register|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_shift.v Line: 224
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|pipeline:output_register|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "rotate" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:em_rotate_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_shift.v Line: 253
Warning (10036): Verilog HDL or VHDL warning at rotate.v(59): object "wShiftL" assigned a value but never read File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rotate.v Line: 59
Info (12128): Elaborating entity "offset_flag_to_one_hot" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|offset_flag_to_one_hot:ef_onehot_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_shift.v Line: 267
Info (12128): Elaborating entity "rotate" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_shift.v Line: 299
Warning (10036): Verilog HDL or VHDL warning at rotate.v(58): object "wShiftR" assigned a value but never read File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rotate.v Line: 58
Info (12128): Elaborating entity "one_hot_mux" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[0].mux_inst_" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_shift.v Line: 319
Info (10264): Verilog HDL Case Statement information at one_hot_mux.v(70): all case item expressions in this case statement are onehot File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/one_hot_mux.v Line: 70
Info (12128): Elaborating entity "tx_data_fifo" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_pipeline.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at tx_data_fifo.v(115): object "wRdTxDataPacketValid" assigned a value but never read File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_fifo.v Line: 115
Info (12128): Elaborating entity "counter_v2" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_fifo.v Line: 168
Warning (10230): Verilog HDL assignment warning at tx_data_fifo.v(314): truncated value with size 32 to match size of target (5) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_fifo.v Line: 314
Warning (10230): Verilog HDL assignment warning at tx_data_fifo.v(316): truncated value with size 32 to match size of target (5) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_fifo.v Line: 316
Warning (10230): Verilog HDL assignment warning at tx_data_fifo.v(318): truncated value with size 32 to match size of target (5) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_fifo.v Line: 318
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_fifo.v Line: 191
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:gen_regs_fifos[0].input_pipeline_inst_|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "fifo" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_fifo.v Line: 213
Info (12128): Elaborating entity "scsdpram" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/fifo.v Line: 198
Info (12128): Elaborating entity "shiftreg" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/fifo.v Line: 216
Warning (10036): Verilog HDL or VHDL warning at shiftreg.v(63): object "rDataShift" assigned a value but never read File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/shiftreg.v Line: 63
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_data_fifo.v Line: 280
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|pipeline:packet_valid_reg|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "tx_hdr_fifo" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine.v Line: 180
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_hdr_fifo.v Line: 132
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|pipeline:input_pipeline_inst|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "fifo" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_hdr_fifo.v Line: 155
Info (12128): Elaborating entity "scsdpram" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/fifo.v Line: 198
Info (12128): Elaborating entity "tx_alignment_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine.v Line: 223
Warning (10230): Verilog HDL assignment warning at tx_alignment_pipeline.v(212): truncated value with size 32 to match size of target (16) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 212
Warning (10230): Verilog HDL assignment warning at tx_alignment_pipeline.v(216): truncated value with size 4 to match size of target (2) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 216
Warning (10230): Verilog HDL assignment warning at tx_alignment_pipeline.v(250): truncated value with size 32 to match size of target (2) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 250
Warning (10030): Net "wSchedule[1][31..24]" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0' File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 163
Warning (10030): Net "wSchedule[1][11..0]" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0' File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 163
Warning (10030): Net "wSchedule[0][31..24]" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0' File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 163
Warning (10030): Net "wSchedule[0][11..0]" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0' File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 163
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wSchedule" into its bus
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 346
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:compute_reg|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 392
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:select_reg|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "counter" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 407
Warning (10230): Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (2) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/counter.v Line: 69
Info (12128): Elaborating entity "counter" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 422
Warning (10230): Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (16) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/counter.v Line: 69
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 470
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:gen_data_input_regs[0].data_register_|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "mux" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 510
Info (12128): Elaborating entity "mux_select" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|mux:gen_packet_format_multiplexers[0].dw_mux_|mux_select:mux_select_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/mux.v Line: 71
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 534
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|pipeline:output_register_inst|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "txr_engine_classic" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 307
Info (12128): Elaborating entity "txr_formatter_classic" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txr_engine_classic.v Line: 161
Warning (10230): Verilog HDL assignment warning at txr_engine_classic.v(303): truncated value with size 32 to match size of target (4) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txr_engine_classic.v Line: 303
Warning (10230): Verilog HDL assignment warning at txr_engine_classic.v(304): truncated value with size 32 to match size of target (10) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/txr_engine_classic.v Line: 304
Info (12128): Elaborating entity "tx_mux" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 344
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txr_capture_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 530
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|pipeline:txr_capture_inst|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "tx_arbiter" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 576
Warning (10230): Verilog HDL assignment warning at tx_engine_classic.v(728): truncated value with size 32 to match size of target (1) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 728
Warning (10230): Verilog HDL assignment warning at tx_engine_classic.v(765): truncated value with size 32 to match size of target (1) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 765
Info (12128): Elaborating entity "tx_phi" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 614
Info (12128): Elaborating entity "mux" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst|mux:mux_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 901
Info (12128): Elaborating entity "mux_select" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_phi:tx_phi_inst|mux:mux_inst|mux_select:mux_select_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/mux.v Line: 71
Info (12128): Elaborating entity "shiftreg" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 360
Warning (10230): Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (1) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/shiftreg.v Line: 76
Info (12128): Elaborating entity "reset_controller" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_engine_classic.v Line: 378
Info (10264): Verilog HDL Case Statement information at reset_controller.v(101): all case item expressions in this case statement are onehot File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reset_controller.v Line: 101
Info (12128): Elaborating entity "counter" for hierarchy "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reset_controller.v Line: 89
Warning (10230): Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (5) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/counter.v Line: 69
Info (12128): Elaborating entity "riffa" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/riffa_wrapper_de2i.v Line: 621
Warning (10230): Verilog HDL assignment warning at riffa.v(290): truncated value with size 56 to match size of target (32) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/riffa.v Line: 290
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/riffa.v Line: 393
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|pipeline:txc_meta_hold|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "reset_extender" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/riffa.v Line: 433
Info (12128): Elaborating entity "counter" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reset_extender.v Line: 67
Warning (10230): Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (4) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/counter.v Line: 69
Info (12128): Elaborating entity "reorder_queue" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/riffa.v Line: 468
Info (12128): Elaborating entity "ram_1clk_1w_1r" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue.v Line: 192
Info (12128): Elaborating entity "ram_1clk_1w_1r" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue.v Line: 210
Info (12128): Elaborating entity "ram_1clk_1w_1r" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue.v Line: 226
Info (12128): Elaborating entity "reorder_queue_input" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue.v Line: 264
Warning (10230): Verilog HDL assignment warning at reorder_queue_input.v(146): truncated value with size 32 to match size of target (2) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_input.v Line: 146
Warning (10230): Verilog HDL assignment warning at reorder_queue_input.v(205): truncated value with size 32 to match size of target (1) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_input.v Line: 205
Warning (10230): Verilog HDL assignment warning at reorder_queue_input.v(235): truncated value with size 32 to match size of target (1) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_input.v Line: 235
Info (12128): Elaborating entity "ram_1clk_1w_1r" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue_input.v Line: 324
Info (12128): Elaborating entity "reorder_queue_output" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/reorder_queue.v Line: 302
Info (12128): Elaborating entity "registers" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/riffa.v Line: 551
Warning (10036): Verilog HDL or VHDL warning at registers.v(162): object "wRdMemory" assigned a value but never read File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/registers.v Line: 162
Warning (10230): Verilog HDL assignment warning at registers.v(235): truncated value with size 64 to match size of target (32) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/registers.v Line: 235
Warning (10027): Verilog HDL or VHDL warning at the registers.v(237): index expression is not wide enough to address all of the elements in the array File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/registers.v Line: 237
Warning (10030): Net "__wRdMemory[31..16]" at registers.v(160) has no driver or initial value, using a default initial value '0' File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/registers.v Line: 160
Warning (10030): Net "__wRdMemory[7..0]" at registers.v(160) has no driver or initial value, using a default initial value '0' File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/registers.v Line: 160
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/registers.v Line: 303
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:rxr_input_register|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "demux" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:field_demux" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/registers.v Line: 318
Info (12128): Elaborating entity "demux" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|demux:tx_len_ready_demux" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/registers.v Line: 333
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/registers.v Line: 529
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:chnl_output_register|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "pipeline" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/registers.v Line: 561
Info (12128): Elaborating entity "reg_pipeline" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|registers:reg_inst|pipeline:txc_output_register|reg_pipeline:pipeline_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/pipeline.v Line: 104
Info (12128): Elaborating entity "recv_credit_flow_ctrl" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/riffa.v Line: 567
Warning (10230): Verilog HDL assignment warning at recv_credit_flow_ctrl.v(81): truncated value with size 13 to match size of target (8) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v Line: 81
Warning (10230): Verilog HDL assignment warning at recv_credit_flow_ctrl.v(82): truncated value with size 13 to match size of target (12) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v Line: 82
Info (12128): Elaborating entity "interrupt" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/riffa.v Line: 591
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|interrupt:intr|interrupt_controller:intrCtlr" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/interrupt.v Line: 148
Info (12128): Elaborating entity "tx_multiplexer" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/riffa.v Line: 647
Info (12128): Elaborating entity "fifo" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer.v Line: 146
Info (12128): Elaborating entity "scsdpram" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/fifo.v Line: 198
Info (12128): Elaborating entity "tx_multiplexer_64" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer.v Line: 248
Warning (10036): Verilog HDL or VHDL warning at tx_multiplexer_64.v(136): object "wCountChnlShiftDW" assigned a value but never read File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer_64.v Line: 136
Warning (10036): Verilog HDL or VHDL warning at tx_multiplexer_64.v(168): object "rCapAddr64" assigned a value but never read File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer_64.v Line: 168
Warning (10230): Verilog HDL assignment warning at tx_multiplexer_64.v(136): truncated value with size 32 to match size of target (12) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer_64.v Line: 136
Info (10264): Verilog HDL Case Statement information at tx_multiplexer_64.v(257): all case item expressions in this case statement are onehot File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer_64.v Line: 257
Warning (10230): Verilog HDL assignment warning at tx_multiplexer_64.v(320): truncated value with size 32 to match size of target (1) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer_64.v Line: 320
Info (10264): Verilog HDL Case Statement information at tx_multiplexer_64.v(336): all case item expressions in this case statement are onehot File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer_64.v Line: 336
Warning (10230): Verilog HDL assignment warning at tx_multiplexer_64.v(409): truncated value with size 32 to match size of target (1) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer_64.v Line: 409
Warning (10230): Verilog HDL assignment warning at tx_multiplexer_64.v(414): truncated value with size 32 to match size of target (4) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer_64.v Line: 414
Info (12128): Elaborating entity "tx_engine_selector" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_64:tx_mux|tx_engine_selector:selRd" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_multiplexer_64.v Line: 196
Info (12128): Elaborating entity "channel" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/riffa.v Line: 737
Info (12128): Elaborating entity "channel_64" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/channel.v Line: 271
Info (12128): Elaborating entity "rx_port_64" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/channel_64.v Line: 210
Info (12128): Elaborating entity "fifo_packer_64" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_64.v Line: 214
Info (12128): Elaborating entity "async_fifo_fwft" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_64.v Line: 260
Info (12128): Elaborating entity "async_fifo" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo_fwft.v Line: 99
Info (12128): Elaborating entity "ram_2clk_1w_1r" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo.v Line: 92
Info (12128): Elaborating entity "async_cmp" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|async_cmp:asyncCompare" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo.v Line: 109
Info (12128): Elaborating entity "rd_ptr_empty" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo.v Line: 121
Info (12128): Elaborating entity "wr_ptr_full" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|wr_ptr_full:wrPtrFull" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo.v Line: 133
Info (12128): Elaborating entity "sync_fifo" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_64.v Line: 273
Info (12128): Elaborating entity "ram_1clk_1w_1r" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/sync_fifo.v Line: 87
Info (12128): Elaborating entity "sg_list_requester" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_requester:sgRxReq" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_64.v Line: 311
Info (10264): Verilog HDL Case Statement information at sg_list_requester.v(197): all case item expressions in this case statement are onehot File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/sg_list_requester.v Line: 197
Info (12128): Elaborating entity "rx_port_requester_mux" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_requester_mux:requesterMux" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_64.v Line: 357
Info (12128): Elaborating entity "sg_list_reader_64" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sg_list_reader_64:sgListReader" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_64.v Line: 373
Info (12128): Elaborating entity "rx_port_reader" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_64.v Line: 411
Info (10264): Verilog HDL Case Statement information at rx_port_reader.v(238): all case item expressions in this case statement are onehot File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_reader.v Line: 238
Info (10264): Verilog HDL Case Statement information at rx_port_reader.v(348): all case item expressions in this case statement are onehot File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_reader.v Line: 348
Info (12128): Elaborating entity "rx_port_channel_gate" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_64.v Line: 437
Info (12128): Elaborating entity "cross_domain_signal" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/rx_port_channel_gate.v Line: 117
Info (12128): Elaborating entity "syncff" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/cross_domain_signal.v Line: 58
Info (12128): Elaborating entity "ff" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_channel_gate:gate|cross_domain_signal:rxSig|syncff:sigAtoB|ff:syncFF" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/syncff.v Line: 59
Info (12128): Elaborating entity "tx_port_64" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/channel_64.v Line: 253
Info (12128): Elaborating entity "tx_port_channel_gate_64" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_64.v Line: 147
Info (12128): Elaborating entity "async_fifo" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v Line: 124
Info (12128): Elaborating entity "ram_2clk_1w_1r" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo.v Line: 92
Info (12128): Elaborating entity "async_cmp" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|async_cmp:asyncCompare" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo.v Line: 109
Info (12128): Elaborating entity "rd_ptr_empty" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|rd_ptr_empty:rdPtrEmpty" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo.v Line: 121
Info (12128): Elaborating entity "wr_ptr_full" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|wr_ptr_full:wrPtrFull" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/async_fifo.v Line: 133
Info (12128): Elaborating entity "tx_port_monitor_64" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_monitor_64:monitor" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_64.v Line: 169
Info (10264): Verilog HDL Case Statement information at tx_port_monitor_64.v(138): all case item expressions in this case statement are onehot File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_monitor_64.v Line: 138
Info (12128): Elaborating entity "tx_port_buffer_64" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_64.v Line: 186
Info (12128): Elaborating entity "sync_fifo" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_buffer_64.v Line: 123
Info (12128): Elaborating entity "ram_1clk_1w_1r" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/sync_fifo.v Line: 87
Info (12128): Elaborating entity "tx_port_writer" for hierarchy "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_writer:writer" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_64.v Line: 238
Info (10264): Verilog HDL Case Statement information at tx_port_writer.v(217): all case item expressions in this case statement are onehot File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_writer.v Line: 217
Warning (10230): Verilog HDL assignment warning at tx_port_writer.v(279): truncated value with size 32 to match size of target (10) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_writer.v Line: 279
Info (10264): Verilog HDL Case Statement information at tx_port_writer.v(348): all case item expressions in this case statement are onehot File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_port_writer.v Line: 348
Info (12128): Elaborating entity "chnl_tester" for hierarchy "chnl_tester:test_channels[0].chnl_tester_i" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 395
Warning (10230): Verilog HDL assignment warning at chnl_tester.v(83): truncated value with size 64 to match size of target (32) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/chnl_tester.v Line: 83
Info (12128): Elaborating entity "LCD_SD" for hierarchy "LCD_SD:lm" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 412
Warning (10230): Verilog HDL assignment warning at SD_LCD.sv(162): truncated value with size 32 to match size of target (6) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/SD_LCD.sv Line: 162
Warning (10230): Verilog HDL assignment warning at SD_LCD.sv(175): truncated value with size 32 to match size of target (18) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/SD_LCD.sv Line: 175
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "LCD_SD:lm|LCD_Controller:u0" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/SD_LCD.sv Line: 192
Warning (10230): Verilog HDL assignment warning at LCD_Controller.sv(43): truncated value with size 32 to match size of target (5) File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/LCD_Controller.sv Line: 43
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data[63]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[62]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[61]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[60]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[59]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[58]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[57]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[56]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[55]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[54]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[53]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[52]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[51]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[50]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[49]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[48]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[47]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[46]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[45]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[44]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[43]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[42]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[41]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[40]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[39]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[38]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[37]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[36]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[35]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[34]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[33]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[32]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
Warning (12030): Port "VALUE" on the entity instantiation of "pktctr_inst" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 422
Warning (12020): Port "WR_DATA" on the entity instantiation of "rot_inst" is connected to a signal of width 4. The formal width of the signal in the module is 2.  The extra bits will be ignored. File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 304
Warning (12030): Port "MASK" on the entity instantiation of "len_mask" is connected to a signal of width 4. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 291
Warning (12020): Port "OFFSET" on the entity instantiation of "len_mask" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 291
Warning (12020): Port "OFFSET_ENABLE" on the entity instantiation of "len_mask" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 291
Warning (12030): Port "MASK" on the entity instantiation of "packet_mask" is connected to a signal of width 4. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 278
Warning (12020): Port "OFFSET_ENABLE" on the entity instantiation of "packet_mask" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored. File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 278
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|__wTxHdrPacketMask[3]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 159
    Warning (12110): Net "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|__wTxHdrPacketMask[2]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 159
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|__wTxHdrPacketMask[3]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 159
    Warning (12110): Net "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|__wTxHdrPacketMask[2]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 159
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|__wTxHdrPacketMask[3]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 159
    Warning (12110): Net "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_alignment_pipeline:tx_alignment_inst|__wTxHdrPacketMask[2]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 159
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|__wTxHdrPacketMask[3]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 159
    Warning (12110): Net "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|__wTxHdrPacketMask[2]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v Line: 159
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data[63]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[62]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[61]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[60]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[59]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[58]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[57]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[56]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[55]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[54]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[53]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[52]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[51]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[50]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[49]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[48]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[47]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[46]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[45]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[44]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[43]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[42]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[41]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[40]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[39]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[38]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[37]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[36]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[35]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[34]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[33]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[32]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
Warning (12010): Port "TxsAddress_i" on the entity instantiation of "altpcie_hip_pipen1b_inst" is connected to a signal of width 17. The formal width of the signal in the module is 21.  The extra bits will be driven by GND. File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/PCIeGen1x1If64_core.v Line: 743
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data[63]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[62]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[61]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[60]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[59]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[58]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[57]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[56]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[55]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[54]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[53]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[52]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[51]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[50]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[49]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[48]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[47]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[46]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[45]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[44]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[43]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[42]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[41]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[40]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[39]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[38]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[37]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[36]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[35]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[34]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[33]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[32]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data[63]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[62]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[61]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[60]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[59]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[58]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[57]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[56]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[55]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[54]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[53]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[52]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[51]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[50]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[49]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[48]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[47]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[46]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[45]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[44]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[43]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[42]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[41]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[40]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[39]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[38]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[37]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[36]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[35]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[34]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[33]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[32]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "data[63]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[62]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[61]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[60]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[59]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[58]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[57]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[56]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[55]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[54]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[53]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[52]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[51]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[50]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[49]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[48]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[47]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[46]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[45]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[44]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[43]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[42]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[41]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[40]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[39]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[38]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[37]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[36]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[35]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[34]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[33]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
    Warning (12110): Net "data[32]" is missing source, defaulting to GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 158
Info (13014): Ignored 2 buffer(s)
    Info (13019): Ignored 2 SOFT buffer(s)
Warning (276027): Inferred dual-clock RAM node "chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_channel_gate_64:gate|async_fifo:fifo|ram_2clk_1w_1r:mem|rRAM" is uninferred due to inappropriate RAM size File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v Line: 64
    Info (276004): RAM logic "riffa_wrapper_de2i:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|fifo:req_ack_fifo|scsdpram:mem|rMemory" is uninferred due to inappropriate RAM size File: C:/Users/gerar/Documents/GitHub/riffa/fpga/riffa_hdl/scsdpram.v Line: 67
Info (19000): Inferred 20 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "chnl_tester:test_channels[0].chnl_tester_i|datos_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|rRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|rRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 33
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 33
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[1].fifo_inst_|scsdpram:mem|rMemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 33
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 33
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|rMemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 33
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 33
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 121
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 121
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|rMemory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 61
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 61
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|rRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|rRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgTxFifo|ram_1clk_1w_1r:mem|rRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|rRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[0].ram|rRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|sync_fifo:sgRxFifo|ram_1clk_1w_1r:mem|rRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|rRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 64
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 64
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:posRam|rRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|rPackedFlushed_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 66
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|rData_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 64
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|rValsProp_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 11
Info (12130): Elaborated megafunction instantiation "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0"
Info (12133): Instantiated megafunction "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_44d1.tdf
    Info (12023): Found entity 1: altsyncram_44d1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1"
Info (12133): Instantiated megafunction "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u0h1.tdf
    Info (12023): Found entity 1: altsyncram_u0h1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_u0h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0"
Info (12133): Instantiated megafunction "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:pktRam|altsyncram:rRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40h1.tdf
    Info (12023): Found entity 1: altsyncram_40h1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_40h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0"
Info (12133): Instantiated megafunction "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|async_fifo_fwft:mainFifo|async_fifo:fifo|ram_2clk_1w_1r:mem|altsyncram:rRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e9h1.tdf
    Info (12023): Found entity 1: altsyncram_e9h1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_e9h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0"
Info (12133): Instantiated megafunction "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "33"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "33"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_69h1.tdf
    Info (12023): Found entity 1: altsyncram_69h1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_69h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0"
Info (12133): Instantiated megafunction "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|scsdpram:mem|altsyncram:rMemory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "33"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "33"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12130): Elaborated megafunction instantiation "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0"
Info (12133): Instantiated megafunction "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|tx_engine:txr_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "121"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "121"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_83h1.tdf
    Info (12023): Found entity 1: altsyncram_83h1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_83h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0"
Info (12133): Instantiated megafunction "riffa_wrapper_de2i:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_hdr_fifo:txhf_inst|fifo:fifo_inst|scsdpram:mem|altsyncram:rMemory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "61"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "61"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e0h1.tdf
    Info (12023): Found entity 1: altsyncram_e0h1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_e0h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0"
Info (12133): Instantiated megafunction "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:mapRam|altsyncram:rRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_atg1.tdf
    Info (12023): Found entity 1: altsyncram_atg1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_atg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0"
Info (12133): Instantiated megafunction "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input|ram_1clk_1w_1r:countRam|altsyncram:rRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_etg1.tdf
    Info (12023): Found entity 1: altsyncram_etg1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_etg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0"
Info (12133): Instantiated megafunction "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|ram_1clk_1w_1r:rams[1].ram|altsyncram:rRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k9h1.tdf
    Info (12023): Found entity 1: altsyncram_k9h1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_k9h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0"
Info (12133): Instantiated megafunction "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|tx_port_64:txPort|tx_port_buffer_64:buffer|sync_fifo:fifo|ram_1clk_1w_1r:mem|altsyncram:rRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "64"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "64"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_04h1.tdf
    Info (12023): Found entity 1: altsyncram_04h1 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_04h1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0"
Info (12133): Instantiated megafunction "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|fifo_packer_64:mainFifoPacker|altshift_taps:rPackedFlushed_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "66"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_dam.tdf
    Info (12023): Found entity 1: shift_taps_dam File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/shift_taps_dam.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6i81.tdf
    Info (12023): Found entity 1: altsyncram_6i81 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_6i81.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0tf.tdf
    Info (12023): Found entity 1: cntr_0tf File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cntr_0tf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ikc.tdf
    Info (12023): Found entity 1: cmpr_ikc File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/cmpr_ikc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0"
Info (12133): Instantiated megafunction "riffa_wrapper_de2i:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_output:data_output|altshift_taps:rData_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9am.tdf
    Info (12023): Found entity 1: shift_taps_9am File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/shift_taps_9am.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3p31.tdf
    Info (12023): Found entity 1: altsyncram_3p31 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_3p31.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_s7e.tdf
    Info (12023): Found entity 1: add_sub_s7e File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/add_sub_s7e.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0"
Info (12133): Instantiated megafunction "riffa_wrapper_de2i:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_64:channel|rx_port_64:rxPort|rx_port_reader:reader|altshift_taps:rValsProp_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1am.tdf
    Info (12023): Found entity 1: shift_taps_1am File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/shift_taps_1am.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jo31.tdf
    Info (12023): Found entity 1: altsyncram_jo31 File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_jo31.tdf Line: 28
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a9" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 309
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a10" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 339
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a11" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 369
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a12" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 399
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a13" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 429
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a14" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 459
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a15" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 489
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a16" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 519
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a17" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 549
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a18" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 579
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a19" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 609
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a20" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 639
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a21" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 669
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a22" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 699
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a23" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 729
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a24" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 759
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a25" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 789
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a26" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 819
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a27" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 849
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a28" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 879
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a29" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 909
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a30" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 939
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a31" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 969
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a32" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 999
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a33" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1029
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a34" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1059
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a35" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1089
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a36" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1119
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a37" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1149
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a38" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1179
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a39" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1209
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a40" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1239
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a41" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1269
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a42" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1299
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a43" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1329
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a44" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1359
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a45" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1389
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a46" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1419
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a47" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1449
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a48" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1479
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a49" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1509
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a50" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1539
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a51" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1569
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a52" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1599
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a53" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1629
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a54" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1659
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a55" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1689
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a56" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1719
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a57" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1749
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a58" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1779
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a59" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1809
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a60" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1839
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a61" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1869
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a62" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1899
        Warning (14320): Synthesized away node "chnl_tester:test_channels[0].chnl_tester_i|altsyncram:datos_rtl_0|altsyncram_44d1:auto_generated|ram_block1a63" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altsyncram_44d1.tdf Line: 1929
Warning (12241): 37 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/ip/ip_compiler_for_pci_express-library/altpcie_rs_serdes.v Line: 74
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED_G[0]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 64
    Warning (13410): Pin "LED_G[1]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 64
    Warning (13410): Pin "LED_G[2]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 64
    Warning (13410): Pin "LED_G[3]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 64
    Warning (13410): Pin "LED_G[4]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 64
    Warning (13410): Pin "LED_G[5]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 64
    Warning (13410): Pin "LED_G[6]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 64
    Warning (13410): Pin "LED_G[7]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 64
    Warning (13410): Pin "LED_G[8]" is stuck at VCC File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 64
    Warning (13410): Pin "LED_R[0]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[1]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[2]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[3]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[4]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[5]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[6]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[7]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[8]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[9]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[10]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[11]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[12]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[13]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[14]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[15]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[16]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "LED_R[17]" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 65
    Warning (13410): Pin "RW" is stuck at GND File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 69
    Warning (13410): Pin "ON" is stuck at VCC File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 69
Info (286030): Timing-Driven Synthesis is running
Info (17049): 185 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/bit/DE2Gen1x1If64.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "ALTPLL50I50O125O250O:ALTPLL50I50O125O250O_inst|altpll:altpll_component|ALTPLL50I50O125O250O_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/prj/db/altpll50i50o125o250o_altpll.v Line: 46
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLK2_50" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 57
    Warning (15610): No output dependent on input pin "CLK3_50" File: C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/hdl/DE2Gen1x1If64.v Line: 58
Info (21057): Implemented 12700 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 40 output pins
    Info (21061): Implemented 11791 logic cells
    Info (21064): Implemented 853 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 382 warnings
    Info: Peak virtual memory: 925 megabytes
    Info: Processing ended: Mon Nov 20 18:16:14 2017
    Info: Elapsed time: 00:00:57
    Info: Total CPU time (on all processors): 00:01:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/gerar/Documents/GitHub/riffa/fpga/altera/de2i/DE2Gen1x1If64/bit/DE2Gen1x1If64.map.smsg.


