<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="PS_PL_test_auto_pc_1_synth_1" LaunchDir="C:/Xiang/project/Embaded_project/2023/Lab_final_student/Lab_Final_PS/Lab_Final_PS.runs/PS_PL_test_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="PS_PL_test_auto_pc_0_synth_1" LaunchDir="C:/Xiang/project/Embaded_project/2023/Lab_final_student/Lab_Final_PS/Lab_Final_PS.runs/PS_PL_test_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="PS_PL_test_processing_system7_0_0_synth_1" LaunchDir="C:/Xiang/project/Embaded_project/2023/Lab_final_student/Lab_Final_PS/Lab_Final_PS.runs/PS_PL_test_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="PS_PL_test_myip_v1_0_0_0_synth_1" LaunchDir="C:/Xiang/project/Embaded_project/2023/Lab_final_student/Lab_Final_PS/Lab_Final_PS.runs/PS_PL_test_myip_v1_0_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="PS_PL_test_xbar_1_synth_1" LaunchDir="C:/Xiang/project/Embaded_project/2023/Lab_final_student/Lab_Final_PS/Lab_Final_PS.runs/PS_PL_test_xbar_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="PS_PL_test_blk_mem_gen_0_0_synth_1" LaunchDir="C:/Xiang/project/Embaded_project/2023/Lab_final_student/Lab_Final_PS/Lab_Final_PS.runs/PS_PL_test_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="PS_PL_test_NN_test_IO_0_0_synth_1" LaunchDir="C:/Xiang/project/Embaded_project/2023/Lab_final_student/Lab_Final_PS/Lab_Final_PS.runs/PS_PL_test_NN_test_IO_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="PS_PL_test_axi_dma_0_0_synth_1" LaunchDir="C:/Xiang/project/Embaded_project/2023/Lab_final_student/Lab_Final_PS/Lab_Final_PS.runs/PS_PL_test_axi_dma_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="PS_PL_test_xbar_0_synth_1" LaunchDir="C:/Xiang/project/Embaded_project/2023/Lab_final_student/Lab_Final_PS/Lab_Final_PS.runs/PS_PL_test_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="PS_PL_test_rst_ps7_0_50M_0_synth_1" LaunchDir="C:/Xiang/project/Embaded_project/2023/Lab_final_student/Lab_Final_PS/Lab_Final_PS.runs/PS_PL_test_rst_ps7_0_50M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Xiang/project/Embaded_project/2023/Lab_final_student/Lab_Final_PS/Lab_Final_PS.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="PS_PL_test_auto_pc_1_synth_1"/>
		<Parent Id="PS_PL_test_auto_pc_0_synth_1"/>
		<Parent Id="PS_PL_test_processing_system7_0_0_synth_1"/>
		<Parent Id="PS_PL_test_myip_v1_0_0_0_synth_1"/>
		<Parent Id="PS_PL_test_xbar_1_synth_1"/>
		<Parent Id="PS_PL_test_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="PS_PL_test_NN_test_IO_0_0_synth_1"/>
		<Parent Id="PS_PL_test_axi_dma_0_0_synth_1"/>
		<Parent Id="PS_PL_test_xbar_0_synth_1"/>
		<Parent Id="PS_PL_test_rst_ps7_0_50M_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Xiang/project/Embaded_project/2023/Lab_final_student/Lab_Final_PS/Lab_Final_PS.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
		<Parent Id="PS_PL_test_auto_pc_1_synth_1"/>
		<Parent Id="PS_PL_test_auto_pc_0_synth_1"/>
		<Parent Id="PS_PL_test_processing_system7_0_0_synth_1"/>
		<Parent Id="PS_PL_test_myip_v1_0_0_0_synth_1"/>
		<Parent Id="PS_PL_test_xbar_1_synth_1"/>
		<Parent Id="PS_PL_test_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="PS_PL_test_NN_test_IO_0_0_synth_1"/>
		<Parent Id="PS_PL_test_axi_dma_0_0_synth_1"/>
		<Parent Id="PS_PL_test_xbar_0_synth_1"/>
		<Parent Id="PS_PL_test_rst_ps7_0_50M_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
	</Parameters>
</Runs>

