Command: vcs -sverilog -debug_all FIFO.v FIFO_tb.v dp_ram.v -l com.log
                         Chronologic VCS (TM)
            Version I-2014.03 -- Fri Jul  8 09:42:41 2022
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'FIFO.v'
Parsing design file 'FIFO_tb.v'
Parsing design file 'dp_ram.v'
Top Level Modules:
       FIFO_tb
TimeScale is 1 ns / 1 ps
Starting vcs inline pass...
2 modules and 0 UDP read.
recompiling module FIFO_tb
Both modules done.
make[1]: Entering directory `/home/IC/Project/VerilogProject/FIFO/csrc'
rm -f _csrc*.so linux_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a \
--no-whole-archive
ld -m elf_i386 -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o \

if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv  -m32 -m32   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  _csrc1.so _csrc0.so     rmapats_mop.o \
rmapats.o rmar.o           /opt/Synopsys/VCS2014/linux/lib/libzerosoft_rt_stubs.so \
/opt/Synopsys/VCS2014/linux/lib/libvirsim.so /opt/Synopsys/VCS2014/linux/lib/librterrorinf.so \
/opt/Synopsys/VCS2014/linux/lib/libsnpsmalloc.so    /opt/Synopsys/VCS2014/linux/lib/libvcsnew.so \
/opt/Synopsys/VCS2014/linux/lib/libuclinative.so   -Wl,-whole-archive /opt/Synopsys/VCS2014/linux/lib/libvcsucli.so \
-Wl,-no-whole-archive          /opt/Synopsys/VCS2014/linux/lib/vcs_save_restore_new.o \
/opt/Synopsys/VCS2014/linux/lib/ctype-stubs_32.a -ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/IC/Project/VerilogProject/FIFO/csrc'
CPU time: .062 seconds to compile + .028 seconds to elab + .058 seconds to link
