--------------------------------------------------------------------------------
Release 13.3 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml mbx2_system_top.twx mbx2_system_top.ncd -o
mbx2_system_top.twr mbx2_system_top.pcf -ucf LX150T_AWAKE_SL_Rev1.ucf

Design file:              mbx2_system_top.ncd
Physical constraint file: mbx2_system_top.pcf
Device,package,speed:     xc6slx150t,fgg676,C,-3 (PRODUCTION 1.20 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH 
   "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
WARNING:Timing:3391 - Timing constraint OFFSET = IN 6 ns BEFORE COMP 
   "Ethernet_Lite_RX_CLK"; does not specify a data valid duration and will not 
   be hold checked. To enable hold checking on this offset constraint please 
   specify a data valid duration using the VALID <duration> option.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" 
MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   2.755ns.
--------------------------------------------------------------------------------
Slack:     3.245ns mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
Report:    2.755ns skew meets   6.000ns timing constraint by 3.245ns
From                         To                           Delay(ns)  Skew(ns)
R7.I                         OLOGIC_X0Y82.CLK0                2.415  0.592
R7.I                         OLOGIC_X0Y96.CLK0                4.055  2.232
R7.I                         OLOGIC_X0Y99.CLK0                4.122  2.299
R7.I                         OLOGIC_X0Y85.CLK0                2.155  0.332
R7.I                         OLOGIC_X0Y84.CLK0                2.155  0.332
R7.I                         SLICE_X8Y80.CLK                  2.975  1.152
R7.I                         SLICE_X8Y81.CLK                  3.116  1.293
R7.I                         SLICE_X8Y82.CLK                  2.961  1.138
R7.I                         SLICE_X9Y81.CLK                  3.116  1.293
R7.I                         SLICE_X9Y82.CLK                  2.961  1.138
R7.I                         SLICE_X11Y82.CLK                 3.340  1.517
R7.I                         SLICE_X13Y81.CLK                 3.167  1.344
R7.I                         SLICE_X13Y83.CLK                 3.547  1.724
R7.I                         SLICE_X14Y87.CLK                 2.771  0.948
R7.I                         SLICE_X15Y87.CLK                 2.771  0.948
R7.I                         SLICE_X18Y83.CLK                 3.256  1.433
R7.I                         SLICE_X19Y83.CLK                 3.256  1.433
R7.I                         SLICE_X20Y80.CLK                 3.431  1.608
R7.I                         SLICE_X25Y83.CLK                 3.425  1.602
R7.I                         SLICE_X36Y80.B5                  4.578  2.755

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" 
PERIOD = 40 ns HIGH         14 ns;

 165 paths analyzed, 110 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.434ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (OLOGIC_X0Y82.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.584ns (Levels of Logic = 1)
  Clock Path Skew:      -1.433ns (1.817 - 3.250)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y83.CQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    SLICE_X18Y83.C1      net (fanout=2)        0.623   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
    SLICE_X18Y83.C       Tilo                  0.204   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_en11
    OLOGIC_X0Y82.D1      net (fanout=1)        1.563   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_en_i
    OLOGIC_X0Y82.CLK0    Todck                 0.803   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    -------------------------------------------------  ---------------------------
    Total                                      3.584ns (1.398ns logic, 2.186ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.345ns (Levels of Logic = 1)
  Clock Path Skew:      -1.433ns (1.817 - 3.250)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y83.AQ      Tcko                  0.447   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X18Y83.C3      net (fanout=4)        0.328   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X18Y83.C       Tilo                  0.204   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_en11
    OLOGIC_X0Y82.D1      net (fanout=1)        1.563   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_en_i
    OLOGIC_X0Y82.CLK0    Todck                 0.803   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (1.454ns logic, 1.891ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (OLOGIC_X0Y84.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.702ns (Levels of Logic = 1)
  Clock Path Skew:      -1.182ns (0.714 - 1.896)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y83.AQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    SLICE_X19Y83.D2      net (fanout=2)        0.594   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<0>
    SLICE_X19Y83.DMUX    Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11
    OLOGIC_X0Y84.D1      net (fanout=1)        1.601   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<3>
    OLOGIC_X0Y84.CLK0    Todck                 0.803   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (1.507ns logic, 2.195ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.502ns (Levels of Logic = 1)
  Clock Path Skew:      -1.182ns (0.714 - 1.896)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y83.AQ      Tcko                  0.447   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X19Y83.D3      net (fanout=4)        0.338   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X19Y83.DMUX    Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data11
    OLOGIC_X0Y84.D1      net (fanout=1)        1.601   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<3>
    OLOGIC_X0Y84.CLK0    Todck                 0.803   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (1.563ns logic, 1.939ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (OLOGIC_X0Y85.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.595ns (Levels of Logic = 1)
  Clock Path Skew:      -1.182ns (0.714 - 1.896)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y83.AQ      Tcko                  0.447   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X19Y83.D3      net (fanout=4)        0.338   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/phy_tx_en_i
    SLICE_X19Y83.D       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data21
    OLOGIC_X0Y85.D1      net (fanout=1)        1.748   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<2>
    OLOGIC_X0Y85.CLK0    Todck                 0.803   Ethernet_Lite_TXD_2_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (1.509ns logic, 2.086ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (FF)
  Requirement:          14.000ns
  Data Path Delay:      3.489ns (Levels of Logic = 1)
  Clock Path Skew:      -1.182ns (0.714 - 1.896)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y83.AMUX    Tshcko                0.461   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    SLICE_X19Y83.D5      net (fanout=2)        0.218   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<1>
    SLICE_X19Y83.D       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/bus_combo<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/Mmux_Phy_tx_data21
    OLOGIC_X0Y85.D1      net (fanout=1)        1.748   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_data_i<2>
    OLOGIC_X0Y85.CLK0    Todck                 0.803   Ethernet_Lite_TXD_2_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.489ns (1.523ns logic, 1.966ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" PERIOD = 40 ns HIGH
        14 ns;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2 (SLICE_X13Y81.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y81.CQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    SLICE_X13Y81.C5      net (fanout=1)        0.051   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<2>
    SLICE_X13Y81.CLK     Tah         (-Th)    -0.155   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<2>_rt
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_last_2
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.353ns logic, 0.051ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (SLICE_X8Y81.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y81.AQ       Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0
    SLICE_X8Y81.B6       net (fanout=1)        0.017   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin<0>
    SLICE_X8Y81.CLK      Tah         (-Th)    -0.190   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/fifo_empty_i
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_3_o4
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.388ns logic, 0.017ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 (SLICE_X8Y82.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y82.AQ       Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    SLICE_X8Y82.A6       net (fanout=4)        0.028   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<1>
    SLICE_X8Y82.CLK      Tah         (-Th)    -0.190   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count<2>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Mmux_gc0.count[3]_GND_22_o_mux_2_OUT21
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i" PERIOD = 40 ns HIGH
        14 ns;
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TX_EN_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF/CK0
  Location pin: OLOGIC_X0Y82.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TXD_0_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I/CK0
  Location pin: OLOGIC_X0Y96.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------
Slack: 38.361ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: Ethernet_Lite_TXD_1_OBUF/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I/CK0
  Location pin: OLOGIC_X0Y99.CLK0
  Clock network: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" MAXSKEW = 6 
ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   2.169ns.
--------------------------------------------------------------------------------
Slack:     3.831ns mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
Report:    2.169ns skew meets   6.000ns timing constraint by 3.831ns
From                         To                           Delay(ns)  Skew(ns)
V4.I                         ILOGIC_X0Y109.CLK0               2.430  0.594
V4.I                         ILOGIC_X0Y106.CLK0               2.428  0.592
V4.I                         ILOGIC_X0Y98.CLK0                2.430  0.594
V4.I                         ILOGIC_X0Y101.CLK0               2.430  0.594
V4.I                         ILOGIC_X0Y100.CLK0               2.428  0.592
V4.I                         ILOGIC_X0Y103.CLK0               2.430  0.594
V4.I                         SLICE_X26Y80.CLK                 3.421  1.585
V4.I                         SLICE_X26Y81.CLK                 3.546  1.710
V4.I                         SLICE_X26Y83.CLK                 3.367  1.531
V4.I                         SLICE_X27Y80.CLK                 3.421  1.585
V4.I                         SLICE_X27Y82.CLK                 3.385  1.549
V4.I                         SLICE_X28Y80.CLK                 3.762  1.926
V4.I                         SLICE_X28Y81.CLK                 3.749  1.913
V4.I                         SLICE_X29Y80.CLK                 3.762  1.926
V4.I                         SLICE_X30Y80.CLK                 4.005  2.169
V4.I                         SLICE_X31Y80.CLK                 4.005  2.169

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 
ns HIGH 14 ns;

 142 paths analyzed, 131 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.051ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (SLICE_X26Y83.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA (RAM)
  Requirement:          14.000ns
  Data Path Delay:      4.595ns (Levels of Logic = 0)
  Clock Path Skew:      0.762ns (3.185 - 2.423)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y109.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    SLICE_X26Y83.AX      net (fanout=1)        3.701   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
    SLICE_X26Y83.CLK     Tds                  -0.098   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.595ns (0.894ns logic, 3.701ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (SLICE_X26Y83.CI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (RAM)
  Requirement:          14.000ns
  Data Path Delay:      4.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.762ns (3.185 - 2.423)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y103.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    SLICE_X26Y83.CI      net (fanout=1)        3.430   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
    SLICE_X26Y83.CLK     Tds                   0.044   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.466ns (1.036ns logic, 3.430ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (SLICE_X26Y83.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1 (RAM)
  Requirement:          14.000ns
  Data Path Delay:      4.395ns (Levels of Logic = 0)
  Clock Path Skew:      0.764ns (3.185 - 2.421)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 14.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y106.Q4     Tickq                 0.992   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    SLICE_X26Y83.AI      net (fanout=1)        3.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
    SLICE_X26Y83.CLK     Tds                   0.012   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      4.395ns (1.004ns logic, 3.391ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (SLICE_X26Y81.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.346 - 0.264)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y80.DQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3
    SLICE_X26Y81.DX      net (fanout=2)        0.218   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
    SLICE_X26Y81.CLK     Tckdi       (-Th)    -0.041   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.239ns logic, 0.218ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (SLICE_X26Y81.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.346 - 0.264)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y80.CQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2
    SLICE_X26Y81.CX      net (fanout=2)        0.219   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<2>
    SLICE_X26Y81.CLK     Tckdi       (-Th)    -0.041   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.239ns logic, 0.219ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 (SLICE_X26Y81.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.346 - 0.264)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling at 54.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y80.BQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1
    SLICE_X26Y81.BX      net (fanout=2)        0.224   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<1>
    SLICE_X26Y81.CLK     Tckdi       (-Th)    -0.041   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.239ns logic, 0.224ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF" PERIOD = 40 ns HIGH 14 ns;
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF/CLK0
  Location pin: ILOGIC_X0Y109.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF/CLK0
  Location pin: ILOGIC_X0Y106.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------
Slack: 38.941ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>/CLK0
  Logical resource: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I/CLK0
  Location pin: ILOGIC_X0Y98.CLK0
  Clock network: mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;

 4139 paths analyzed, 654 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.065ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (SLICE_X6Y71.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     15.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      14.030ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y174.AQ    Tcko                  0.408   Buf_SigProcs_inst/ila_CONTROL0<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg
    SLICE_X6Y71.DI       net (fanout=9)       13.594   Buf_SigProcs_inst/ila_CONTROL0<1>
    SLICE_X6Y71.CLK      Tds                   0.028   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                     14.030ns (0.436ns logic, 13.594ns route)
                                                       (3.1% logic, 96.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (SLICE_X2Y76.DI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     16.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      13.230ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y174.AQ    Tcko                  0.408   Buf_SigProcs_inst/ila_CONTROL0<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg
    SLICE_X2Y76.DI       net (fanout=9)       12.794   Buf_SigProcs_inst/ila_CONTROL0<1>
    SLICE_X2Y76.CLK      Tds                   0.028   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                     13.230ns (0.436ns logic, 12.794ns route)
                                                       (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E (SLICE_X6Y86.AI), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.740ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E (FF)
  Requirement:          30.000ns
  Data Path Delay:      12.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y174.AQ    Tcko                  0.408   Buf_SigProcs_inst/ila_CONTROL0<1>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_TDI_reg
    SLICE_X6Y86.AI       net (fanout=9)       11.779   Buf_SigProcs_inst/ila_CONTROL0<1>
    SLICE_X6Y86.CLK      Tds                   0.038   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/iDOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT/I_YESLUT6.U_SRLC16E
    -------------------------------------------------  ---------------------------
    Total                                     12.225ns (0.446ns logic, 11.779ns route)
                                                       (3.6% logic, 96.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAMB16_X2Y74.ADDRA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y149.AQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[0].U_FDRE
    RAMB16_X2Y74.ADDRA4  net (fanout=5)        0.146   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<0>
    RAMB16_X2Y74.CLKA    Trckc_ADDRA (-Th)     0.066   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.134ns logic, 0.146ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAMB16_X2Y74.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y149.BQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[1].U_FDRE
    RAMB16_X2Y74.ADDRA5  net (fanout=5)        0.146   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<1>
    RAMB16_X2Y74.CLKA    Trckc_ADDRA (-Th)     0.066   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.134ns logic, 0.146ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAMB16_X2Y74.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.280ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y149.CQ     Tcko                  0.200   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR/G[2].U_FDRE
    RAMB16_X2Y74.ADDRA6  net (fanout=5)        0.146   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_addr<2>
    RAMB16_X2Y74.CLKA    Trckc_ADDRA (-Th)     0.066   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.134ns logic, 0.146ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y64.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X2Y78.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y70.CLKA
  Clock network: Buf_SigProcs_inst/ila_CONTROL0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.873ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X25Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y152.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X79Y152.A2     net (fanout=3)        0.617   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X79Y152.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X25Y109.SR     net (fanout=3)        5.108   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X25Y109.CLK    Tsrck                 0.446   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      6.838ns (1.113ns logic, 5.725ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X25Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y152.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X79Y152.A2     net (fanout=3)        0.617   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X79Y152.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X25Y109.SR     net (fanout=3)        5.108   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X25Y109.CLK    Tsrck                 0.422   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      6.814ns (1.089ns logic, 5.725ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X25Y109.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      6.794ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y152.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X79Y152.A2     net (fanout=3)        0.617   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X79Y152.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X25Y109.SR     net (fanout=3)        5.108   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X25Y109.CLK    Tsrck                 0.402   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      6.794ns (1.069ns logic, 5.725ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X27Y116.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.424ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y152.AQ     Tcko                  0.200   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X79Y152.A2     net (fanout=3)        0.403   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X79Y152.A      Tilo                  0.156   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X27Y116.SR     net (fanout=3)        2.831   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X27Y116.CLK    Tcksr       (-Th)     0.131   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (0.225ns logic, 3.234ns route)
                                                       (6.5% logic, 93.5% route)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X24Y119.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y152.AQ     Tcko                  0.200   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X78Y152.B2     net (fanout=3)        0.248   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X78Y152.B      Tilo                  0.142   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X24Y119.CE     net (fanout=3)        2.702   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X24Y119.CLK    Tckce       (-Th)    -0.172   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (0.514ns logic, 2.950ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X24Y119.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.465ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y152.AQ     Tcko                  0.200   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X78Y152.B2     net (fanout=3)        0.248   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X78Y152.B      Tilo                  0.142   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X24Y119.CE     net (fanout=3)        2.702   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X24Y119.CLK    Tckce       (-Th)    -0.173   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.465ns (0.515ns logic, 2.950ns route)
                                                       (14.9% logic, 85.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.915ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X78Y152.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.880ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y152.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X78Y152.A6     net (fanout=3)        0.131   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X78Y152.CLK    Tas                   0.341   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.880ns (0.749ns logic, 0.131ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (SLICE_X78Y152.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Destination Clock:    Buf_SigProcs_inst/icon_test/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD to Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y152.AQ     Tcko                  0.200   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    SLICE_X78Y152.A6     net (fanout=3)        0.029   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
    SLICE_X78Y152.CLK    Tah         (-Th)    -0.190   Buf_SigProcs_inst/icon_test/U0/U_ICON/iDATA_CMD
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD_n
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 734 paths analyzed, 170 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X7Y71.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.231ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.196ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y116.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y127.D3     net (fanout=1)        1.087   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X26Y127.DMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X12Y89.C4      net (fanout=16)       3.653   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X12Y89.CMUX    Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X7Y71.SR       net (fanout=3)        2.205   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X7Y71.CLK      Trck                  0.348   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.196ns (1.251ns logic, 6.945ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.705ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.670ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X25Y119.A1     net (fanout=4)        1.003   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X25Y119.AMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X12Y89.C1      net (fanout=8)        3.142   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X12Y89.CMUX    Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X7Y71.SR       net (fanout=3)        2.205   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X7Y71.CLK      Trck                  0.348   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.670ns (1.320ns logic, 6.350ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.151ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.116ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.CQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X25Y119.A2     net (fanout=4)        0.449   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X25Y119.AMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X12Y89.C1      net (fanout=8)        3.142   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X12Y89.CMUX    Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X7Y71.SR       net (fanout=3)        2.205   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X7Y71.CLK      Trck                  0.348   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[7].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.116ns (1.320ns logic, 5.796ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X7Y71.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.207ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.172ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y116.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y127.D3     net (fanout=1)        1.087   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X26Y127.DMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X12Y89.C4      net (fanout=16)       3.653   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X12Y89.CMUX    Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X7Y71.SR       net (fanout=3)        2.205   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X7Y71.CLK      Trck                  0.324   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.172ns (1.227ns logic, 6.945ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.681ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.646ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X25Y119.A1     net (fanout=4)        1.003   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X25Y119.AMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X12Y89.C1      net (fanout=8)        3.142   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X12Y89.CMUX    Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X7Y71.SR       net (fanout=3)        2.205   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X7Y71.CLK      Trck                  0.324   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.646ns (1.296ns logic, 6.350ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.127ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.092ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.CQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X25Y119.A2     net (fanout=4)        0.449   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X25Y119.AMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X12Y89.C1      net (fanout=8)        3.142   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X12Y89.CMUX    Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X7Y71.SR       net (fanout=3)        2.205   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X7Y71.CLK      Trck                  0.324   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[6].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (1.296ns logic, 5.796ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X7Y71.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.187ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.152ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y116.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y127.D3     net (fanout=1)        1.087   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X26Y127.DMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X12Y89.C4      net (fanout=16)       3.653   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X12Y89.CMUX    Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X7Y71.SR       net (fanout=3)        2.205   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X7Y71.CLK      Trck                  0.304   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.152ns (1.207ns logic, 6.945ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.661ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.626ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X25Y119.A1     net (fanout=4)        1.003   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X25Y119.AMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X12Y89.C1      net (fanout=8)        3.142   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X12Y89.CMUX    Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X7Y71.SR       net (fanout=3)        2.205   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X7Y71.CLK      Trck                  0.304   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.626ns (1.276ns logic, 6.350ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.107ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.072ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    gclk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.CQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X25Y119.A2     net (fanout=4)        0.449   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<1>
    SLICE_X25Y119.AMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X12Y89.C1      net (fanout=8)        3.142   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X12Y89.CMUX    Tilo                  0.251   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[0].U_HCE
    SLICE_X7Y71.SR       net (fanout=3)        2.205   Buf_SigProcs_inst/ila_CONTROL1<20>
    SLICE_X7Y71.CLK      Trck                  0.304   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<7>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[5].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.072ns (1.276ns logic, 5.796ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X15Y97.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.584ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y98.AQ      Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X15Y97.A4      net (fanout=2)        0.206   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X15Y97.CLK     Tah         (-Th)    -0.215   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.413ns logic, 0.206ns route)
                                                       (66.7% logic, 33.3% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X13Y99.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.588ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y100.BQ     Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X13Y99.B4      net (fanout=2)        0.210   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X13Y99.CLK     Tah         (-Th)    -0.215   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.413ns logic, 0.210ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X15Y97.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.588ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y98.BQ      Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X15Y97.B4      net (fanout=2)        0.210   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X15Y97.CLK     Tah         (-Th)    -0.215   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.413ns logic, 0.210ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 324 paths analyzed, 292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X11Y88.B1), 17 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.901ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.866ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         gclk0 rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y68.AQ      Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X10Y68.A6      net (fanout=1)        0.718   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<0>
    SLICE_X10Y68.A       Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X11Y88.D3      net (fanout=1)        1.617   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X11Y88.D       Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X11Y88.C4      net (fanout=1)        0.462   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X11Y88.C       Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X11Y88.B1      net (fanout=1)        0.635   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X11Y88.CLK     Tas                   0.322   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (1.434ns logic, 3.432ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.658ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.623ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         gclk0 rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[2].U_NSQ to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y68.CQ      Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X10Y68.A1      net (fanout=1)        0.475   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<2>
    SLICE_X10Y68.A       Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X11Y88.D3      net (fanout=1)        1.617   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X11Y88.D       Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X11Y88.C4      net (fanout=1)        0.462   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X11Y88.C       Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X11Y88.B1      net (fanout=1)        0.635   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X11Y88.CLK     Tas                   0.322   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.623ns (1.434ns logic, 3.189ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.626ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.591ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         gclk0 rising
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y68.DQ      Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X10Y68.A4      net (fanout=1)        0.443   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/NS_dstat<3>
    SLICE_X10Y68.A       Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X11Y88.D3      net (fanout=1)        1.617   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X11Y88.D       Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O118
    SLICE_X11Y88.C4      net (fanout=1)        0.462   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O117
    SLICE_X11Y88.C       Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X11Y88.B1      net (fanout=1)        0.635   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X11Y88.CLK     Tas                   0.322   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.591ns (1.434ns logic, 3.157ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D (SLICE_X22Y27.D5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.523ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D (FF)
  Data Path Delay:      4.523ns (Levels of Logic = 0)
  Source Clock:         gclk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y71.DQ      Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAPTURE
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X22Y27.D5      net (fanout=19)       4.132   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAPTURE
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (0.391ns logic, 4.132ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (SLICE_X22Y27.C5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.409ns (data path)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C (FF)
  Data Path Delay:      4.409ns (Levels of Logic = 0)
  Source Clock:         gclk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.U_SRL32_C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y71.DQ      Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAPTURE
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_DLY
    SLICE_X22Y27.C5      net (fanout=19)       4.018   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iCAPTURE
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (0.391ns logic, 4.018ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X10Y110.B6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.323ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.288ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.AQ      Tcklo                 0.442   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X6Y110.B1      net (fanout=1)        0.896   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X6Y110.B       Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X6Y110.D1      net (fanout=2)        0.488   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X6Y110.CMUX    Topdc                 0.368   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X10Y110.C1     net (fanout=1)        1.172   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X10Y110.C      Tilo                  0.204   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X10Y110.B6     net (fanout=1)        0.226   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X10Y110.CLK    Tas                   0.289   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (1.506ns logic, 2.782ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X11Y88.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.120ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.085ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y96.AQ      Tcklo                 0.426   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y94.B6      net (fanout=1)        0.327   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y94.B       Tilo                  0.205   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X16Y94.D1      net (fanout=2)        0.443   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X16Y94.CMUX    Topdc                 0.338   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121_F
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O121
    SLICE_X11Y88.C1      net (fanout=1)        1.130   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O120
    SLICE_X11Y88.C       Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O124
    SLICE_X11Y88.B1      net (fanout=1)        0.635   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O123
    SLICE_X11Y88.CLK     Tas                   0.322   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (1.550ns logic, 2.535ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X9Y110.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.370ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.335ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.AQ      Tcklo                 0.442   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X6Y110.B1      net (fanout=1)        0.896   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X6Y110.B       Tilo                  0.203   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X9Y110.AX      net (fanout=2)        0.731   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X9Y110.CLK     Tdick                 0.063   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.335ns (0.708ns logic, 1.627ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X16Y94.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.541ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.576ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y96.AQ      Tcklo                 0.237   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y94.B6      net (fanout=1)        0.149   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y94.CLK     Tah         (-Th)    -0.190   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.576ns (0.427ns logic, 0.149ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X6Y110.B1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.921ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.956ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y109.AQ      Tcklo                 0.235   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X6Y110.B1      net (fanout=1)        0.524   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X6Y110.CLK     Tah         (-Th)    -0.197   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.956ns (0.432ns logic, 0.524ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X16Y95.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.793ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.828ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y96.AQ      Tcklo                 0.237   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X16Y94.B6      net (fanout=1)        0.149   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X16Y94.B       Tilo                  0.142   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X16Y95.DX      net (fanout=2)        0.252   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X16Y95.CLK     Tckdi       (-Th)    -0.048   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.427ns logic, 0.401ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 24 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X16Y96.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.603ns (data path - clock path skew + uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.175ns (Levels of Logic = 0)
  Clock Path Skew:      -4.393ns (2.926 - 7.319)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.DQ      Tcko                  0.391   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X16Y96.SR      net (fanout=11)       0.554   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X16Y96.CLK     Trck                  0.230   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.621ns logic, 0.554ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X16Y96.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.306ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.306ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y116.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y127.D3     net (fanout=1)        1.087   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X26Y127.DMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X17Y103.C1     net (fanout=16)       2.458   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X17Y103.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X16Y96.CLK     net (fanout=4)        0.850   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.306ns (0.911ns logic, 4.395ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.292ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.292ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X25Y119.A1     net (fanout=4)        1.003   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X25Y119.AMUX   Tilo                  0.313   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT
    SLICE_X17Y103.C6     net (fanout=8)        1.459   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<1>
    SLICE_X17Y103.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X16Y96.CLK     net (fanout=4)        0.850   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.292ns (0.980ns logic, 3.312ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.187ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.187ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y114.CQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X17Y109.C1     net (fanout=7)        1.280   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X17Y109.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X17Y103.C2     net (fanout=2)        1.094   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X17Y103.C      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X16Y96.CLK     net (fanout=4)        0.850   Buf_SigProcs_inst/ila_CONTROL1<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (0.963ns logic, 3.224ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X9Y109.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.683ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.683ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y116.AQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X26Y127.D3     net (fanout=1)        1.087   Buf_SigProcs_inst/icon_test/U0/U_ICON/iSYNC
    SLICE_X26Y127.DMUX   Tilo                  0.261   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_STAT/iDATA_VALID
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X17Y109.A3     net (fanout=16)       1.866   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X17Y109.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X9Y109.CLK     net (fanout=4)        0.819   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.683ns (0.911ns logic, 3.772ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.237ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.237ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y119.AQ     Tcko                  0.408   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<2>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X25Y119.A1     net (fanout=4)        1.003   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID<3>
    SLICE_X25Y119.A      Tilo                  0.259   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X17Y109.A4     net (fanout=8)        1.489   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X17Y109.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X9Y109.CLK     net (fanout=4)        0.819   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.237ns (0.926ns logic, 3.311ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.859ns (data path)
  Source:               Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.859ns (Levels of Logic = 2)
  Source Clock:         Buf_SigProcs_inst/ila_CONTROL0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y114.CQ     Tcko                  0.391   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<11>
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X17Y109.C1     net (fanout=7)        1.280   Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X17Y109.CMUX   Tilo                  0.313   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X17Y109.A5     net (fanout=2)        0.797   Buf_SigProcs_inst/icon_test/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X17Y109.A      Tilo                  0.259   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       Buf_SigProcs_inst/icon_test/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X9Y109.CLK     net (fanout=4)        0.819   Buf_SigProcs_inst/ila_CONTROL0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (0.963ns logic, 2.896ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X9Y109.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -2.014ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.024ns (Levels of Logic = 0)
  Clock Path Skew:      3.753ns (4.683 - 0.930)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL0<13> falling
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y113.AQ      Tcko                  0.421   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X9Y109.SR      net (fanout=11)       1.357   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X9Y109.CLK     Tremck      (-Th)    -0.246   Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.024ns (0.667ns logic, 1.357ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X16Y96.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.490ns (datapath - clock path skew - uncertainty)
  Source:               Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.635ns (Levels of Logic = 0)
  Clock Path Skew:      0.110ns (3.265 - 3.155)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    Buf_SigProcs_inst/ila_CONTROL1<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y96.DQ      Tcko                  0.198   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X16Y96.SR      net (fanout=11)       0.330   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/iARM
    SLICE_X16Y96.CLK     Tremck      (-Th)    -0.107   Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.635ns (0.305ns logic, 0.330ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: mb_system_i/clk_600_0000MHzPLL0_nobuf
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: mb_system_i/clk_600_0000MHz180PLL0_nobuf
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Logical resource: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X89Y111.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.503ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      4.203ns (Levels of Logic = 1)
  Clock Path Skew:      -0.201ns (0.835 - 1.036)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y90.AQ      Tcko                  0.447   mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X89Y111.B1     net (fanout=1)        3.529   mb_system_i/proc_sys_reset_0_MB_Reset
    SLICE_X89Y111.CLK    Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (0.674ns logic, 3.529ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X89Y111.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.886ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.851ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    MB2FPGA_bus_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y112.AQ    Tcko                  0.447   mb_system_i/microblaze_0_debug_Debug_Rst
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X89Y111.B2     net (fanout=1)        2.177   mb_system_i/microblaze_0_debug_Debug_Rst
    SLICE_X89Y111.CLK    Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (0.674ns logic, 2.177ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X89Y111.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.697ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.584ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.246 - 0.260)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y111.AQ     Tcko                  0.447   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X89Y111.B4     net (fanout=3)        0.910   mb_system_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X89Y111.CLK    Tas                   0.227   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.584ns (0.674ns logic, 0.910ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X89Y111.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.899ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      0.903ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.080 - 0.076)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y111.AQ     Tcko                  0.234   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    SLICE_X89Y111.B4     net (fanout=3)        0.514   mb_system_i/microblaze_0_dlmb_LMB_Rst
    SLICE_X89Y111.CLK    Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.903ns (0.389ns logic, 0.514ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X89Y111.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.725ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      1.760ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mb_system_i/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    MB2FPGA_bus_Clk rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y112.AQ    Tcko                  0.234   mb_system_i/microblaze_0_debug_Debug_Rst
                                                       mb_system_i/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X89Y111.B2     net (fanout=1)        1.371   mb_system_i/microblaze_0_debug_Debug_Rst
    SLICE_X89Y111.CLK    Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      1.760ns (0.389ns logic, 1.371ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X89Y111.B1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.787ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.627ns (Levels of Logic = 1)
  Clock Path Skew:      -0.160ns (0.512 - 0.672)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y90.AQ      Tcko                  0.234   mb_system_i/proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/MB_Reset
    SLICE_X89Y111.B1     net (fanout=1)        2.238   mb_system_i/proc_sys_reset_0_MB_Reset
    SLICE_X89Y111.CLK    Tah         (-Th)    -0.155   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (0.389ns logic, 2.238ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X98Y90.A1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.791ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (FF)
  Data Path Delay:      2.715ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.735 - 0.712)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y68.CQ     Tcko                  0.447   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq
    SLICE_X98Y90.A1      net (fanout=3)        1.948   mb_system_i/microblaze_0_interrupt
    SLICE_X98Y90.CLK     Tas                   0.320   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
                                                       mb_system_i/microblaze_0_interrupt_rt
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    -------------------------------------------------  ---------------------------
    Total                                      2.715ns (0.767ns logic, 1.948ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (SLICE_X98Y90.A1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.502ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq (FF)
  Destination:          mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt (FF)
  Data Path Delay:      1.559ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.471 - 0.414)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq to mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y68.CQ     Tcko                  0.234   mb_system_i/microblaze_0_interrupt
                                                       mb_system_i/microblaze_0_intc/microblaze_0_intc/INTC_CORE_I/Irq
    SLICE_X98Y90.A1      net (fanout=3)        1.148   mb_system_i/microblaze_0_interrupt
    SLICE_X98Y90.CLK     Tah         (-Th)    -0.177   mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
                                                       mb_system_i/microblaze_0_interrupt_rt
                                                       mb_system_i/microblaze_0/microblaze_0/MicroBlaze_Core_I/external_interrupt
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.411ns logic, 1.148ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X61Y94.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.652ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.652ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1177.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X61Y94.CLK     net (fanout=1829)     1.411   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (1.800ns logic, 2.852ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X61Y94.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.652ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.652ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1177.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X61Y94.CLK     net (fanout=1829)     1.411   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (1.800ns logic, 2.852ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X61Y94.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.652ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.652ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1177.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X61Y94.CLK     net (fanout=1829)     1.411   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (1.800ns logic, 2.852ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X61Y94.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.687ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y94.AQ      Tcko                  0.198   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X61Y94.BX      net (fanout=1)        0.430   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X61Y94.CLK     Tckdi       (-Th)    -0.059   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.257ns logic, 0.430ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X61Y94.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.700ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.700ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y94.BQ      Tcko                  0.198   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X61Y94.CX      net (fanout=1)        0.443   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X61Y94.CLK     Tckdi       (-Th)    -0.059   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.700ns (0.257ns logic, 0.443ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X61Y94.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.350ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.352ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y94.AQ      Tcko                  0.234   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X61Y94.A2      net (fanout=2)        0.399   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X61Y94.A       Tilo                  0.156   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X61Y94.SR      net (fanout=1)        0.417   mb_system_i/axi4_0/axi4_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X61Y94.CLK     Tremck      (-Th)    -0.146   mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (0.536ns logic, 0.816ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X64Y87.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.641ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      4.641ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1177.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X64Y87.CLK     net (fanout=1829)     1.400   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (1.800ns logic, 2.841ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X64Y87.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.641ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      4.641ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1177.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X64Y87.CLK     net (fanout=1829)     1.400   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (1.800ns logic, 2.841ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X64Y87.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.641ns (data path)
  Source:               CLK (PAD)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      4.641ns (Levels of Logic = 4)

  Maximum Data Path at Slow Process Corner: CLK to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U23.I                Tiopi                 0.790   CLK
                                                       CLK
                                                       CLK_IBUF
                                                       ProtoComp1177.IMUX
    BUFIO2_X3Y12.I       net (fanout=1)        0.398   CLK_IBUF
    BUFIO2_X3Y12.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_5
    PLL_ADV_X0Y2.CLKIN1  net (fanout=1)        0.603   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst_ML_NEW_DIVCLK
    PLL_ADV_X0Y2.CLKOUT2 Tpllcko_CLK           0.690   mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.440   mb_system_i/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X2Y12.O      Tgi0o                 0.209   mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       mb_system_i/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X64Y87.CLK     net (fanout=1829)     1.400   MB2FPGA_bus_Clk
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (1.800ns logic, 2.841ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_axi4lite_0_reset_resync_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X64Y87.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.744ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      0.744ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y87.AQ      Tcko                  0.234   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X64Y87.BX      net (fanout=1)        0.469   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<0>
    SLICE_X64Y87.CLK     Tckdi       (-Th)    -0.041   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      0.744ns (0.275ns logic, 0.469ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X64Y87.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.777ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      0.777ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y87.BQ      Tcko                  0.234   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X64Y87.CX      net (fanout=1)        0.502   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<1>
    SLICE_X64Y87.CLK     Tckdi       (-Th)    -0.041   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.275ns logic, 0.502ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X64Y87.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.625ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 (FF)
  Destination:          mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      1.618ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.068 - 0.075)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0 to mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y94.AQ      Tcko                  0.234   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Interconnect_aresetn_0
    SLICE_X64Y87.A1      net (fanout=2)        0.671   mb_system_i/proc_sys_reset_0_Interconnect_aresetn
    SLICE_X64Y87.A       Tilo                  0.156   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X64Y87.SR      net (fanout=1)        0.472   mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X64Y87.CLK     Tremck      (-Th)    -0.085   mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>
                                                       mb_system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      1.618ns (0.475ns logic, 1.143ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR3_CALIB_DONE_SYNCH_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X53Y124.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.158ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      1.978ns (Levels of Logic = 0)
  Clock Path Skew:      -0.081ns (0.869 - 0.950)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y111.AQ     Tcko                  0.391   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X53Y124.AX     net (fanout=2)        1.524   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X53Y124.CLK    Tdick                 0.063   mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (0.454ns logic, 1.524ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_MCB_DDR3_SYS_RST_SYNCH_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (SLICE_X53Y124.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.185ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      1.138ns (Levels of Logic = 0)
  Clock Path Skew:      -0.047ns (0.605 - 0.652)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y111.AQ     Tcko                  0.198   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X53Y124.AX     net (fanout=2)        0.881   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X53Y124.CLK    Tckdi       (-Th)    -0.059   mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
                                                       mb_system_i/MCB_DDR3/MCB_DDR3/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.138ns (0.257ns logic, 0.881ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X80Y111.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.209ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.906ns (Levels of Logic = 0)
  Clock Path Skew:      -0.204ns (0.746 - 0.950)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y111.AQ     Tcko                  0.391   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X80Y111.SR     net (fanout=2)        1.125   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X80Y111.CLK    Tsrck                 0.390   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.906ns (0.781ns logic, 1.125ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X80Y111.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.067ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      -0.170ns (0.482 - 0.652)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y111.AQ     Tcko                  0.198   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X80Y111.SR     net (fanout=2)        0.674   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X80Y111.CLK    Tcksr       (-Th)    -0.025   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.223ns logic, 0.674ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X80Y111.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.223ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      1.920ns (Levels of Logic = 0)
  Clock Path Skew:      -0.204ns (0.746 - 0.950)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y111.AQ     Tcko                  0.391   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X80Y111.SR     net (fanout=2)        1.125   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X80Y111.CLK    Tsrck                 0.404   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.920ns (0.795ns logic, 1.125ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X80Y111.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.076ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      0.906ns (Levels of Logic = 0)
  Clock Path Skew:      -0.170ns (0.482 - 0.652)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y111.AQ     Tcko                  0.198   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       mb_system_i/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X80Y111.SR     net (fanout=2)        0.674   mb_system_i/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X80Y111.CLK    Tcksr       (-Th)    -0.034   mb_system_i/microblaze_0_ilmb_LMB_Rst
                                                       mb_system_i/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (0.232ns logic, 0.674ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP 
"TXCLK_GRP_Ethernet_Lite" TO         TIMEGRP "PADS" 10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.457ns.
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Destination:          Ethernet_Lite_TX_EN (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF to Ethernet_Lite_TX_EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y82.OQ      Tockq                 0.842   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    V1.O                 net (fanout=1)        0.234   Ethernet_Lite_TX_EN_OBUF
    V1.PAD               Tioop                 2.381   Ethernet_Lite_TX_EN
                                                       Ethernet_Lite_TX_EN_OBUF
                                                       Ethernet_Lite_TX_EN
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<0> (T4.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<0> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I to Ethernet_Lite_TXD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y96.OQ      Tockq                 0.842   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    T4.O                 net (fanout=1)        0.234   Ethernet_Lite_TXD_0_OBUF
    T4.PAD               Tioop                 2.381   Ethernet_Lite_TXD<0>
                                                       Ethernet_Lite_TXD_0_OBUF
                                                       Ethernet_Lite_TXD<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<1> (R10.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  6.543ns (requirement - data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<1> (PAD)
  Requirement:          10.000ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I to Ethernet_Lite_TXD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y99.OQ      Tockq                 0.842   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    R10.O                net (fanout=1)        0.234   Ethernet_Lite_TXD_1_OBUF
    R10.PAD              Tioop                 2.381   Ethernet_Lite_TXD<1>
                                                       Ethernet_Lite_TXD_1_OBUF
                                                       Ethernet_Lite_TXD<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (3.223ns logic, 0.234ns route)
                                                       (93.2% logic, 6.8% route)

--------------------------------------------------------------------------------
Hold Paths: TSTXOUT_Ethernet_Lite = MAXDELAY FROM TIMEGRP "TXCLK_GRP_Ethernet_Lite" TO         TIMEGRP "PADS" 10 ns;
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TX_EN (V1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Destination:          Ethernet_Lite_TX_EN (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF to Ethernet_Lite_TX_EN
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y82.OQ      Tockq                 0.336   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    V1.O                 net (fanout=1)        0.191   Ethernet_Lite_TX_EN_OBUF
    V1.PAD               Tioop                 1.396   Ethernet_Lite_TX_EN
                                                       Ethernet_Lite_TX_EN_OBUF
                                                       Ethernet_Lite_TX_EN
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<0> (T4.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<0> (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I to Ethernet_Lite_TXD<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y96.OQ      Tockq                 0.336   Ethernet_Lite_TXD_0_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].TX_FF_I
    T4.O                 net (fanout=1)        0.191   Ethernet_Lite_TXD_0_OBUF
    T4.PAD               Tioop                 1.396   Ethernet_Lite_TXD<0>
                                                       Ethernet_Lite_TXD_0_OBUF
                                                       Ethernet_Lite_TXD<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

Paths for end point Ethernet_Lite_TXD<1> (R10.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.923ns (data path)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I (FF)
  Destination:          Ethernet_Lite_TXD<1> (PAD)
  Data Path Delay:      1.923ns (Levels of Logic = 1)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling at 14.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I to Ethernet_Lite_TXD<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X0Y99.OQ      Tockq                 0.336   Ethernet_Lite_TXD_1_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].TX_FF_I
    R10.O                net (fanout=1)        0.191   Ethernet_Lite_TXD_1_OBUF
    R10.PAD              Tioop                 1.396   Ethernet_Lite_TXD<1>
                                                       Ethernet_Lite_TXD_1_OBUF
                                                       Ethernet_Lite_TXD<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (1.732ns logic, 0.191ns route)
                                                       (90.1% logic, 9.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_TX_FP_Ethernet_Lite_path" TIG;

 28 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (OLOGIC_X0Y82.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.701ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF (FF)
  Data Path Delay:      6.735ns (Levels of Logic = 1)
  Clock Path Skew:      -1.667ns (2.974 - 4.641)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y88.AQ      Tcko                  0.447   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X51Y85.A6      net (fanout=24)       1.101   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X51Y85.A       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y82.SR      net (fanout=124)      4.233   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y82.CLK0    Tosrck                0.695   Ethernet_Lite_TX_EN_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.TEN_FF
    -------------------------------------------------  ---------------------------
    Total                                      6.735ns (1.401ns logic, 5.334ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (OLOGIC_X0Y85.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.574ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I (FF)
  Data Path Delay:      6.789ns (Levels of Logic = 1)
  Clock Path Skew:      -1.486ns (3.155 - 4.641)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y88.AQ      Tcko                  0.447   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X51Y85.A6      net (fanout=24)       1.101   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X51Y85.A       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y85.SR      net (fanout=124)      4.287   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y85.CLK0    Tosrck                0.695   Ethernet_Lite_TXD_2_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      6.789ns (1.401ns logic, 5.388ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (OLOGIC_X0Y84.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     8.574ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I (FF)
  Data Path Delay:      6.789ns (Levels of Logic = 1)
  Clock Path Skew:      -1.486ns (3.155 - 4.641)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y88.AQ      Tcko                  0.447   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X51Y85.A6      net (fanout=24)       1.101   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X51Y85.A       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    OLOGIC_X0Y84.SR      net (fanout=124)      4.287   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    OLOGIC_X0Y84.CLK0    Tosrck                0.695   Ethernet_Lite_TXD_3_OBUF
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].TX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      6.789ns (1.401ns logic, 5.388ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_TX_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X13Y81.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.432ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.637ns (Levels of Logic = 0)
  Clock Path Skew:      0.770ns (3.025 - 2.255)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.BQ      Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X13Y81.CX      net (fanout=1)        0.378   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<2>
    SLICE_X13Y81.CLK     Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.259ns logic, 0.378ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X13Y81.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.345ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.724ns (Levels of Logic = 0)
  Clock Path Skew:      0.770ns (3.025 - 2.255)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.AQ      Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X13Y81.AX      net (fanout=1)        0.465   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>
    SLICE_X13Y81.CLK     Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.724ns (0.259ns logic, 0.465ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X13Y81.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.312ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.757ns (Levels of Logic = 0)
  Clock Path Skew:      0.770ns (3.025 - 2.255)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y81.CQ      Tcko                  0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X13Y81.DX      net (fanout=1)        0.498   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
    SLICE_X13Y81.CLK     Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.757ns (0.259ns logic, 0.498ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TX_AXI_FP_Ethernet_Lite_path" TIG;

 62 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_27 (SLICE_X48Y74.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.285ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_27 (FF)
  Data Path Delay:      4.134ns (Levels of Logic = 1)
  Clock Path Skew:      -0.852ns (3.910 - 4.762)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y83.DQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X53Y78.A2      net (fanout=7)        2.219   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X53Y78.AMUX    Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X48Y74.SR      net (fanout=9)        0.769   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X48Y74.CLK     Tsrck                 0.442   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<27>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_27
    -------------------------------------------------  ---------------------------
    Total                                      4.134ns (1.146ns logic, 2.988ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_26 (SLICE_X48Y74.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.268ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_26 (FF)
  Data Path Delay:      4.117ns (Levels of Logic = 1)
  Clock Path Skew:      -0.852ns (3.910 - 4.762)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y83.DQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X53Y78.A2      net (fanout=7)        2.219   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X53Y78.AMUX    Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X48Y74.SR      net (fanout=9)        0.769   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X48Y74.CLK     Tsrck                 0.425   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<27>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_26
    -------------------------------------------------  ---------------------------
    Total                                      4.117ns (1.129ns logic, 2.988ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_31 (SLICE_X49Y74.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.265ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_31 (FF)
  Data Path Delay:      4.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.852ns (3.910 - 4.762)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y83.DQ      Tcko                  0.391   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X53Y78.A2      net (fanout=7)        2.219   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/fifo_tx_en
    SLICE_X53Y78.AMUX    Tilo                  0.313   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst1
    SLICE_X49Y74.SR      net (fanout=9)        0.769   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/crcComboRst
    SLICE_X49Y74.CLK     Tsrck                 0.422   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData<31>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_CRCGENTX/NSR/nibData_31
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (1.126ns logic, 2.988ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TX_AXI_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X21Y79.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.293ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (4.601 - 4.408)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y80.AQ      Tcko                  0.384   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X21Y79.AX      net (fanout=1)        0.353   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>
    SLICE_X21Y79.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.432ns logic, 0.353ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X21Y79.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.301ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.793ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (4.601 - 4.408)
  Source Clock:         mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i rising
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y80.CQ      Tcko                  0.384   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X21Y79.DX      net (fanout=1)        0.361   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
    SLICE_X21Y79.CLK     Tckdi       (-Th)    -0.048   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/TX/INST_TX_INTRFCE/I_TX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.432ns logic, 0.361ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2 (SLICE_X36Y80.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.523ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2 (FF)
  Data Path Delay:      0.523ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y80.BQ      Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d1
    SLICE_X36Y80.D4      net (fanout=1)        0.105   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d1
    SLICE_X36Y80.CLK     Tah         (-Th)    -0.184   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d1_rt
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/tx_clk_reg_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.523ns (0.418ns logic, 0.105ns route)
                                                       (79.9% logic, 20.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_RX_FP_Ethernet_Lite_path" TIG;

 95 paths analyzed, 54 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (ILOGIC_X0Y109.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     11.294ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Data Path Delay:      9.318ns (Levels of Logic = 1)
  Clock Path Skew:      -1.677ns (2.964 - 4.641)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y88.AQ      Tcko                  0.447   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X51Y85.A6      net (fanout=24)       1.101   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X51Y85.A       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y109.SR     net (fanout=124)      6.777   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y109.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    -------------------------------------------------  ---------------------------
    Total                                      9.318ns (1.440ns logic, 7.878ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (ILOGIC_X0Y106.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     11.088ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Data Path Delay:      9.110ns (Levels of Logic = 1)
  Clock Path Skew:      -1.679ns (2.962 - 4.641)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y88.AQ      Tcko                  0.447   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X51Y85.A6      net (fanout=24)       1.101   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X51Y85.A       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y106.SR     net (fanout=124)      6.569   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y106.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    -------------------------------------------------  ---------------------------
    Total                                      9.110ns (1.440ns logic, 7.670ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (ILOGIC_X0Y103.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     10.892ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Data Path Delay:      8.916ns (Levels of Logic = 1)
  Clock Path Skew:      -1.677ns (2.964 - 4.641)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y88.AQ      Tcko                  0.447   Ethernet_Lite_PHY_RST_N_OBUF
                                                       mb_system_i/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X51Y85.A6      net (fanout=24)       1.101   Ethernet_Lite_PHY_RST_N_OBUF
    SLICE_X51Y85.A       Tilo                  0.259   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/bus_rst1_INV_0
    ILOGIC_X0Y103.SR     net (fanout=124)      6.375   mb_system_i/Ethernet_Lite/Ethernet_Lite/I_AXI_NATIVE_IPIF/S_AXI_ARESETN_inv
    ILOGIC_X0Y103.CLK0   Tisrck                0.734   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      8.916ns (1.440ns logic, 7.476ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_RX_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (SLICE_X27Y82.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.763ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.428ns (Levels of Logic = 0)
  Clock Path Skew:      0.892ns (3.145 - 2.253)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y82.AQ      Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X27Y82.AX      net (fanout=1)        0.135   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<0>
    SLICE_X27Y82.CLK     Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.293ns logic, 0.135ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (SLICE_X27Y82.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.762ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.892ns (3.145 - 2.253)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y82.CQ      Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X27Y82.DX      net (fanout=1)        0.136   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
    SLICE_X27Y82.CLK     Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.293ns logic, 0.136ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (SLICE_X27Y82.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.673ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.518ns (Levels of Logic = 0)
  Clock Path Skew:      0.892ns (3.145 - 2.253)
  Source Clock:         MB2FPGA_bus_Clk rising
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y82.BQ      Tcko                  0.234   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X27Y82.CX      net (fanout=1)        0.225   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc<2>
    SLICE_X27Y82.CLK     Tckdi       (-Th)    -0.059   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.518ns (0.293ns logic, 0.225ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_RX_AXI_FP_Ethernet_Lite_path" TIG;

 10 paths analyzed, 10 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (SLICE_X29Y83.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.266ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Data Path Delay:      2.256ns (Levels of Logic = 1)
  Clock Path Skew:      -0.711ns (3.966 - 4.677)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.C       Tshcko                0.902   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC_D1
    SLICE_X29Y83.A3      net (fanout=1)        1.032   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
    SLICE_X29Y83.CLK     Tas                   0.322   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    -------------------------------------------------  ---------------------------
    Total                                      2.256ns (1.224ns logic, 1.032ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (SLICE_X29Y83.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.147ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4 (FF)
  Data Path Delay:      2.137ns (Levels of Logic = 1)
  Clock Path Skew:      -0.711ns (3.966 - 4.677)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.CMUX    Tshcko                0.911   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC
    SLICE_X29Y83.A2      net (fanout=1)        0.999   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<4>
    SLICE_X29Y83.CLK     Tas                   0.227   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_4
    -------------------------------------------------  ---------------------------
    Total                                      2.137ns (1.138ns logic, 0.999ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (SLICE_X29Y83.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.049ns (data path - clock path skew + uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1 (RAM)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Data Path Delay:      2.039ns (Levels of Logic = 1)
  Clock Path Skew:      -0.711ns (3.966 - 4.677)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Maximum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y83.B       Tshcko                0.885   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<5>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1
    SLICE_X29Y83.B4      net (fanout=1)        0.832   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0016<3>
    SLICE_X29Y83.CLK     Tas                   0.322   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/emac_rx_rd_data_i<4>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3_dpot
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      2.039ns (1.207ns logic, 0.832ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_RX_AXI_FP_Ethernet_Lite_path" TIG;
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (SLICE_X28Y82.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.578ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Data Path Delay:      0.839ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (4.650 - 4.688)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y81.DQ      Tcko                  0.384   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X28Y82.DX      net (fanout=1)        0.348   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
    SLICE_X28Y82.CLK     Tckdi       (-Th)    -0.107   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.491ns logic, 0.348ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X28Y82.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.584ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (4.650 - 4.688)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y81.CQ      Tcko                  0.384   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X28Y82.CX      net (fanout=1)        0.354   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<2>
    SLICE_X28Y82.CLK     Tckdi       (-Th)    -0.107   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.491ns logic, 0.354ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (SLICE_X28Y82.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.696ns (datapath - clock path skew - uncertainty)
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0 (FF)
  Data Path Delay:      0.957ns (Levels of Logic = 0)
  Clock Path Skew:      -0.038ns (4.650 - 4.688)
  Source Clock:         mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF falling
  Destination Clock:    MB2FPGA_bus_Clk rising
  Clock Uncertainty:    0.299ns

  Clock Uncertainty:          0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.199ns

  Minimum Data Path at Slow Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y81.BQ      Tcko                  0.384   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X28Y82.AX      net (fanout=1)        0.466   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc<0>
    SLICE_X28Y82.CLK     Tckdi       (-Th)    -0.107   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg<3>
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.491ns logic, 0.466ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD    
     TIMEGRP         
"mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"         
TS_sys_clk_pin HIGH 50%;

 741050 paths analyzed, 23366 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.592ns.
--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_0_1 (OLOGIC_X26Y1.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.899ns (Levels of Logic = 7)
  Clock Path Skew:      0.406ns (1.166 - 0.760)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y86.CQ      Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X85Y87.C2      net (fanout=70)       0.654   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X85Y87.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X86Y87.B5      net (fanout=4)        0.398   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X86Y87.B       Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X85Y89.A6      net (fanout=1)        0.553   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X85Y89.A       Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X85Y89.B5      net (fanout=6)        0.380   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X85Y89.BMUX    Tilo                  0.313   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X85Y91.C1      net (fanout=7)        0.765   MB2FPGA_bus_WE<2>
    SLICE_X85Y91.C       Tilo                  0.259   BL_Len_Reg<8>
                                                       fifo_rd_ab111
    SLICE_X85Y90.D6      net (fanout=10)       0.331   fifo_rd_ab11
    SLICE_X85Y90.D       Tilo                  0.259   BL_Len_Reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o1
    SLICE_X89Y88.C5      net (fanout=18)       0.751   MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o
    SLICE_X89Y88.CMUX    Tilo                  0.313   dout<12>
                                                       _n0261_inv1
    OLOGIC_X26Y1.OCE     net (fanout=15)       6.061   _n0261_inv
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     12.899ns (3.006ns logic, 9.893ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.834ns (Levels of Logic = 7)
  Clock Path Skew:      0.406ns (1.166 - 0.760)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y86.CQ      Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10
    SLICE_X87Y88.A2      net (fanout=5)        0.676   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
    SLICE_X87Y88.A       Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/S_AXI_ARESETN_GND_9_o_OR_67_o
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X86Y87.B6      net (fanout=2)        0.311   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X86Y87.B       Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X85Y89.A6      net (fanout=1)        0.553   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X85Y89.A       Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X85Y89.B5      net (fanout=6)        0.380   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X85Y89.BMUX    Tilo                  0.313   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X85Y91.C1      net (fanout=7)        0.765   MB2FPGA_bus_WE<2>
    SLICE_X85Y91.C       Tilo                  0.259   BL_Len_Reg<8>
                                                       fifo_rd_ab111
    SLICE_X85Y90.D6      net (fanout=10)       0.331   fifo_rd_ab11
    SLICE_X85Y90.D       Tilo                  0.259   BL_Len_Reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o1
    SLICE_X89Y88.C5      net (fanout=18)       0.751   MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o
    SLICE_X89Y88.CMUX    Tilo                  0.313   dout<12>
                                                       _n0261_inv1
    OLOGIC_X26Y1.OCE     net (fanout=15)       6.061   _n0261_inv
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     12.834ns (3.006ns logic, 9.828ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          AFE_Control_Reg_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.815ns (Levels of Logic = 7)
  Clock Path Skew:      0.408ns (1.166 - 0.758)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to AFE_Control_Reg_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y87.DQ      Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X85Y87.C3      net (fanout=68)       0.553   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X85Y87.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X86Y87.B5      net (fanout=4)        0.398   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X86Y87.B       Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X85Y89.A6      net (fanout=1)        0.553   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X85Y89.A       Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X85Y89.B5      net (fanout=6)        0.380   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X85Y89.BMUX    Tilo                  0.313   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X85Y91.C1      net (fanout=7)        0.765   MB2FPGA_bus_WE<2>
    SLICE_X85Y91.C       Tilo                  0.259   BL_Len_Reg<8>
                                                       fifo_rd_ab111
    SLICE_X85Y90.D6      net (fanout=10)       0.331   fifo_rd_ab11
    SLICE_X85Y90.D       Tilo                  0.259   BL_Len_Reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o1
    SLICE_X89Y88.C5      net (fanout=18)       0.751   MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o
    SLICE_X89Y88.CMUX    Tilo                  0.313   dout<12>
                                                       _n0261_inv1
    OLOGIC_X26Y1.OCE     net (fanout=15)       6.061   _n0261_inv
    OLOGIC_X26Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_0_1
                                                       AFE_Control_Reg_0_1
    -------------------------------------------------  ---------------------------
    Total                                     12.815ns (3.023ns logic, 9.792ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_15_1 (OLOGIC_X25Y1.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          AFE_Control_Reg_15_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.680ns (Levels of Logic = 7)
  Clock Path Skew:      0.406ns (1.166 - 0.760)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to AFE_Control_Reg_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y86.CQ      Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X85Y87.C2      net (fanout=70)       0.654   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X85Y87.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X86Y87.B5      net (fanout=4)        0.398   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X86Y87.B       Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X85Y89.A6      net (fanout=1)        0.553   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X85Y89.A       Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X85Y89.B5      net (fanout=6)        0.380   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X85Y89.BMUX    Tilo                  0.313   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X85Y91.C1      net (fanout=7)        0.765   MB2FPGA_bus_WE<2>
    SLICE_X85Y91.C       Tilo                  0.259   BL_Len_Reg<8>
                                                       fifo_rd_ab111
    SLICE_X85Y90.D6      net (fanout=10)       0.331   fifo_rd_ab11
    SLICE_X85Y90.D       Tilo                  0.259   BL_Len_Reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o1
    SLICE_X89Y88.C5      net (fanout=18)       0.751   MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o
    SLICE_X89Y88.CMUX    Tilo                  0.313   dout<12>
                                                       _n0261_inv1
    OLOGIC_X25Y1.OCE     net (fanout=15)       5.842   _n0261_inv
    OLOGIC_X25Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_1
                                                       AFE_Control_Reg_15_1
    -------------------------------------------------  ---------------------------
    Total                                     12.680ns (3.006ns logic, 9.674ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 (FF)
  Destination:          AFE_Control_Reg_15_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.615ns (Levels of Logic = 7)
  Clock Path Skew:      0.406ns (1.166 - 0.760)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 to AFE_Control_Reg_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y86.CQ      Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10
    SLICE_X87Y88.A2      net (fanout=5)        0.676   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
    SLICE_X87Y88.A       Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/S_AXI_ARESETN_GND_9_o_OR_67_o
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X86Y87.B6      net (fanout=2)        0.311   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X86Y87.B       Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X85Y89.A6      net (fanout=1)        0.553   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X85Y89.A       Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X85Y89.B5      net (fanout=6)        0.380   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X85Y89.BMUX    Tilo                  0.313   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X85Y91.C1      net (fanout=7)        0.765   MB2FPGA_bus_WE<2>
    SLICE_X85Y91.C       Tilo                  0.259   BL_Len_Reg<8>
                                                       fifo_rd_ab111
    SLICE_X85Y90.D6      net (fanout=10)       0.331   fifo_rd_ab11
    SLICE_X85Y90.D       Tilo                  0.259   BL_Len_Reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o1
    SLICE_X89Y88.C5      net (fanout=18)       0.751   MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o
    SLICE_X89Y88.CMUX    Tilo                  0.313   dout<12>
                                                       _n0261_inv1
    OLOGIC_X25Y1.OCE     net (fanout=15)       5.842   _n0261_inv
    OLOGIC_X25Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_1
                                                       AFE_Control_Reg_15_1
    -------------------------------------------------  ---------------------------
    Total                                     12.615ns (3.006ns logic, 9.609ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          AFE_Control_Reg_15_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.596ns (Levels of Logic = 7)
  Clock Path Skew:      0.408ns (1.166 - 0.758)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to AFE_Control_Reg_15_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y87.DQ      Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X85Y87.C3      net (fanout=68)       0.553   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X85Y87.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X86Y87.B5      net (fanout=4)        0.398   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X86Y87.B       Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X85Y89.A6      net (fanout=1)        0.553   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X85Y89.A       Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X85Y89.B5      net (fanout=6)        0.380   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X85Y89.BMUX    Tilo                  0.313   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X85Y91.C1      net (fanout=7)        0.765   MB2FPGA_bus_WE<2>
    SLICE_X85Y91.C       Tilo                  0.259   BL_Len_Reg<8>
                                                       fifo_rd_ab111
    SLICE_X85Y90.D6      net (fanout=10)       0.331   fifo_rd_ab11
    SLICE_X85Y90.D       Tilo                  0.259   BL_Len_Reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o1
    SLICE_X89Y88.C5      net (fanout=18)       0.751   MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o
    SLICE_X89Y88.CMUX    Tilo                  0.313   dout<12>
                                                       _n0261_inv1
    OLOGIC_X25Y1.OCE     net (fanout=15)       5.842   _n0261_inv
    OLOGIC_X25Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_1
                                                       AFE_Control_Reg_15_1
    -------------------------------------------------  ---------------------------
    Total                                     12.596ns (3.023ns logic, 9.573ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point AFE_Control_Reg_15_2 (OLOGIC_X24Y1.OCE), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Destination:          AFE_Control_Reg_15_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.569ns (Levels of Logic = 7)
  Clock Path Skew:      0.403ns (1.163 - 0.760)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i to AFE_Control_Reg_15_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y86.CQ      Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X85Y87.C2      net (fanout=70)       0.654   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    SLICE_X85Y87.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X86Y87.B5      net (fanout=4)        0.398   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X86Y87.B       Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X85Y89.A6      net (fanout=1)        0.553   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X85Y89.A       Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X85Y89.B5      net (fanout=6)        0.380   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X85Y89.BMUX    Tilo                  0.313   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X85Y91.C1      net (fanout=7)        0.765   MB2FPGA_bus_WE<2>
    SLICE_X85Y91.C       Tilo                  0.259   BL_Len_Reg<8>
                                                       fifo_rd_ab111
    SLICE_X85Y90.D6      net (fanout=10)       0.331   fifo_rd_ab11
    SLICE_X85Y90.D       Tilo                  0.259   BL_Len_Reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o1
    SLICE_X89Y88.C5      net (fanout=18)       0.751   MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o
    SLICE_X89Y88.CMUX    Tilo                  0.313   dout<12>
                                                       _n0261_inv1
    OLOGIC_X24Y1.OCE     net (fanout=15)       5.731   _n0261_inv
    OLOGIC_X24Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_2
                                                       AFE_Control_Reg_15_2
    -------------------------------------------------  ---------------------------
    Total                                     12.569ns (3.006ns logic, 9.563ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 (FF)
  Destination:          AFE_Control_Reg_15_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.504ns (Levels of Logic = 7)
  Clock Path Skew:      0.403ns (1.163 - 0.760)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10 to AFE_Control_Reg_15_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y86.CQ      Tcko                  0.391   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot_10
    SLICE_X87Y88.A2      net (fanout=5)        0.676   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/m_atarget_hot<10>
    SLICE_X87Y88.A       Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/S_AXI_ARESETN_GND_9_o_OR_67_o
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_wvalid<10>1
    SLICE_X86Y87.B6      net (fanout=2)        0.311   mb_system_i/axi4lite_0_M_WVALID<10>
    SLICE_X86Y87.B       Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X85Y89.A6      net (fanout=1)        0.553   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X85Y89.A       Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X85Y89.B5      net (fanout=6)        0.380   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X85Y89.BMUX    Tilo                  0.313   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X85Y91.C1      net (fanout=7)        0.765   MB2FPGA_bus_WE<2>
    SLICE_X85Y91.C       Tilo                  0.259   BL_Len_Reg<8>
                                                       fifo_rd_ab111
    SLICE_X85Y90.D6      net (fanout=10)       0.331   fifo_rd_ab11
    SLICE_X85Y90.D       Tilo                  0.259   BL_Len_Reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o1
    SLICE_X89Y88.C5      net (fanout=18)       0.751   MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o
    SLICE_X89Y88.CMUX    Tilo                  0.313   dout<12>
                                                       _n0261_inv1
    OLOGIC_X24Y1.OCE     net (fanout=15)       5.731   _n0261_inv
    OLOGIC_X24Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_2
                                                       AFE_Control_Reg_15_2
    -------------------------------------------------  ---------------------------
    Total                                     12.504ns (3.006ns logic, 9.498ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw (FF)
  Destination:          AFE_Control_Reg_15_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.485ns (Levels of Logic = 7)
  Clock Path Skew:      0.405ns (1.163 - 0.758)
  Source Clock:         MB2FPGA_bus_Clk rising at 0.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.099ns

  Clock Uncertainty:          0.099ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.184ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw to AFE_Control_Reg_15_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y87.DQ      Tcko                  0.408   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X85Y87.C3      net (fanout=68)       0.553   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
    SLICE_X85Y87.C       Tilo                  0.259   mb_system_i/debug_module/debug_module/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/mi_arvalid<10>1
    SLICE_X86Y87.B5      net (fanout=4)        0.398   mb_system_i/axi4lite_0_M_ARVALID<10>
    SLICE_X86Y87.B       Tilo                  0.205   mb_system_i/axi4lite_0/axi4lite_0/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/lite_sm_cs_FSM_FFd2-In21_SW0
    SLICE_X85Y89.A6      net (fanout=1)        0.553   mb_system_i/axi_bram_ctrl_0/N2
    SLICE_X85Y89.A       Tilo                  0.259   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A111
    SLICE_X85Y89.B5      net (fanout=6)        0.380   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A11
    SLICE_X85Y89.BMUX    Tilo                  0.313   mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/bvalid_cnt<0>
                                                       mb_system_i/axi_bram_ctrl_0/axi_bram_ctrl_0/GEN_AXI4LITE.I_AXI_LITE/Mmux_BRAM_WE_A31
    SLICE_X85Y91.C1      net (fanout=7)        0.765   MB2FPGA_bus_WE<2>
    SLICE_X85Y91.C       Tilo                  0.259   BL_Len_Reg<8>
                                                       fifo_rd_ab111
    SLICE_X85Y90.D6      net (fanout=10)       0.331   fifo_rd_ab11
    SLICE_X85Y90.D       Tilo                  0.259   BL_Len_Reg<11>
                                                       MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o1
    SLICE_X89Y88.C5      net (fanout=18)       0.751   MB2FPGA_bus_Addr[31]_GND_1_o_AND_128_o
    SLICE_X89Y88.CMUX    Tilo                  0.313   dout<12>
                                                       _n0261_inv1
    OLOGIC_X24Y1.OCE     net (fanout=15)       5.731   _n0261_inv
    OLOGIC_X24Y1.CLK0    Tooceck               0.748   AFE_Control_Reg_15_2
                                                       AFE_Control_Reg_15_2
    -------------------------------------------------  ---------------------------
    Total                                     12.485ns (3.023ns logic, 9.462ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X64Y112.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Destination:          Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.080 - 0.076)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 to Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y112.CQ     Tcko                  0.200   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X64Y112.CE     net (fanout=2)        0.129   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X64Y112.CLK    Tckce       (-Th)     0.108   Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (0.092ns logic, 0.129ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X36Y79.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.077 - 0.073)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1 to mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y79.AQ      Tcko                  0.198   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X36Y79.CE      net (fanout=2)        0.200   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X36Y79.CLK     Tckce       (-Th)     0.108   mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/LEGACY_COREGEN_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.090ns logic, 0.200ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0 (SLICE_X64Y45.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6 (FF)
  Destination:          mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         MB2FPGA_bus_Clk rising at 10.000ns
  Destination Clock:    MB2FPGA_bus_Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6 to mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y45.AMUX    Tshcko                0.244   mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_5
                                                       mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6
    SLICE_X64Y45.CX      net (fanout=2)        0.122   mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_6
    SLICE_X64Y45.CLK     Tdh         (-Th)     0.045   mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/rx_Data<6>
                                                       mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/Mshreg_Dout_5_0
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.199ns logic, 0.122ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2 = PERIOD
        TIMEGRP
        "mb_system_i_clock_generator_0_clock_generator_0_SIG_PLL0_CLKOUT2"
        TS_sys_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKA
  Location pin: RAMB16_X4Y60.CLKA
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_0/CLKB
  Location pin: RAMB16_X4Y60.CLKB
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Logical resource: mb_system_i/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_1/CLKA
  Location pin: RAMB16_X4Y52.CLKA
  Clock network: MB2FPGA_bus_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP    
     "mb_system_i_clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHzPLL0_nobuf = PERIOD TIMEGRP
        "mb_system_i_clk_600_0000MHzPLL0_nobuf" TS_sys_clk_pin * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.417ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y3.PLLCLK0
  Clock network: mb_system_i/MCB_DDR3/sysclk_2x_bufpll_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP 
        "mb_system_i_clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE     
    0.833333333 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_mb_system_i_clk_600_0000MHz180PLL0_nobuf = PERIOD TIMEGRP
        "mb_system_i_clk_600_0000MHz180PLL0_nobuf" TS_sys_clk_pin * 6 PHASE
        0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.417ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: mb_system_i/MCB_DDR3/MCB_DDR3/mcb_ui_top_0/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y3.PLLCLK1
  Clock network: mb_system_i/MCB_DDR3/sysclk_2x_180_bufpll_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;

 10374920138347719000000000000000000000000000000000 paths analyzed, 30380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  78.493ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29 (SLICE_X51Y73.B1), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      78.334ns (Levels of Logic = 198)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/count<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X46Y56.A2      net (fanout=69)       1.373   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X46Y56.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X46Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X46Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X46Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X46Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X46Y59.DMUX    Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X48Y53.A2      net (fanout=3)        1.443   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
    SLICE_X48Y53.AMUX    Topaa                 0.377   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X48Y56.D5      net (fanout=12)       0.625   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000073
    SLICE_X48Y56.CMUX    Topdc                 0.368   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X50Y53.D5      net (fanout=26)       0.829   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X50Y53.DMUX    Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X50Y53.C4      net (fanout=3)        0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X50Y53.C       Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X52Y50.D2      net (fanout=2)        1.136   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X52Y50.DMUX    Topdd                 0.393   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X53Y50.A1      net (fanout=1)        0.463   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X53Y50.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X56Y36.A1      net (fanout=27)       4.839   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X56Y36.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X56Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X56Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X56Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X56Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X58Y31.B2      net (fanout=54)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X58Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X58Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X58Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X58Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X58Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X58Y35.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X58Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X58Y36.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X58Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X58Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X60Y31.D4      net (fanout=27)       1.342   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X60Y31.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X60Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X60Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X60Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X60Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X60Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X60Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X60Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X60Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X60Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X60Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X60Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X60Y37.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X62Y32.B2      net (fanout=28)       1.512   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X62Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X62Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X62Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X62Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X62Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X62Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X62Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X62Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X62Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X62Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X62Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X62Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X62Y38.AMUX    Tcina                 0.177   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X64Y32.D4      net (fanout=28)       1.340   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X64Y32.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X64Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X64Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X64Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X64Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X64Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X64Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X64Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X64Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X64Y38.AMUX    Tcina                 0.202   mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X66Y32.B2      net (fanout=28)       1.537   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X66Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X66Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X66Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X66Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X66Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X66Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X66Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X66Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X66Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X66Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X66Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X66Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X66Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X68Y33.B2      net (fanout=28)       1.821   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X68Y33.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X68Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X68Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X68Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X68Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X68Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X68Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X68Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X68Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X68Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X68Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X68Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X68Y39.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X70Y34.B2      net (fanout=28)       1.497   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X70Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X70Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X70Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X70Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X70Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X70Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X70Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X70Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X70Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X70Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X70Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X70Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X70Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X72Y36.B2      net (fanout=28)       1.351   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X72Y36.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X72Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X72Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X72Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X72Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X72Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X72Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X72Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X72Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X72Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X72Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X72Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X72Y42.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X74Y37.A5      net (fanout=28)       1.449   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X74Y37.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X74Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X74Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X74Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X74Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X74Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X74Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X74Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X74Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X74Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X74Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X74Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X74Y43.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X76Y38.A4      net (fanout=28)       1.528   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X76Y38.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006dc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X76Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X76Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X76Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X76Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X76Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X76Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X76Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X76Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X76Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X76Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X76Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X76Y44.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X80Y40.A4      net (fanout=28)       1.509   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X80Y40.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X80Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X80Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X80Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X80Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X80Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X80Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X80Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X80Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X80Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X80Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X80Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X80Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fix2floatOut<27>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y42.B2      net (fanout=28)       1.269   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X74Y44.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X74Y44.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X74Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X74Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X74Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X74Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X74Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X74Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X74Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X74Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X74Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X74Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X74Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X74Y50.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X72Y45.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X72Y45.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X72Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X72Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X72Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X72Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X72Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X72Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X72Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X72Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X72Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X72Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X72Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X72Y51.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X70Y47.C1      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X70Y47.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000661
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X70Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X70Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X70Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X70Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X70Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X70Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X70Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X70Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X70Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X70Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X70Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X70Y53.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X76Y49.B2      net (fanout=28)       1.546   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X76Y49.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000647
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X76Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X76Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X76Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X76Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X76Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X76Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X76Y55.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X68Y50.B2      net (fanout=28)       1.560   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X68Y50.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X68Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X68Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X68Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X68Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X68Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X68Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X68Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X68Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X68Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X68Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X68Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X68Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X62Y52.B2      net (fanout=28)       1.919   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X62Y52.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X62Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X62Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X62Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X62Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X62Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X62Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X62Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X62Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X62Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X62Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X62Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X62Y58.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X64Y54.B2      net (fanout=28)       1.387   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X64Y54.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X64Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X64Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X64Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X64Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X64Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X64Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X64Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X64Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X64Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X64Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X64Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X64Y60.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X66Y57.B2      net (fanout=28)       1.126   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X66Y57.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X66Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X66Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X66Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X66Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X66Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X66Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X66Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X66Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X66Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X66Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X66Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X66Y63.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X62Y59.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X62Y59.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X62Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X62Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X62Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X62Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X62Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X62Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X62Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X62Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X62Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X62Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X62Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X62Y65.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X60Y60.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X60Y60.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X60Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X60Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X60Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X60Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X60Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X60Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X60Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X60Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X60Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X60Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X60Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X60Y66.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X64Y62.A4      net (fanout=28)       1.508   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X64Y62.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000597
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X64Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X64Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X64Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X64Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X64Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X64Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X64Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X64Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X64Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X64Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X64Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X64Y68.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X56Y64.D4      net (fanout=28)       1.433   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X56Y64.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X56Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X56Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X56Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X56Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X56Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X56Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X56Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X56Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X56Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X56Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X56Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X56Y70.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X58Y66.B2      net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X58Y66.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X58Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X58Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X58Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X58Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X58Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X58Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X58Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X58Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X58Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X58Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X58Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X58Y72.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X50Y68.C5      net (fanout=1)        0.871   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X50Y68.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X50Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X50Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X50Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X50Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X50Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X50Y72.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X50Y73.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X50Y73.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X50Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X50Y74.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X50Y75.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X50Y75.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X50Y76.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
    SLICE_X50Y76.BMUX    Tcinb                 0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054b
    SLICE_X51Y73.B1      net (fanout=1)        0.827   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003e
    SLICE_X51Y73.CLK     Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000829
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29
    -------------------------------------------------  ---------------------------
    Total                                     78.334ns (28.344ns logic, 49.990ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      78.330ns (Levels of Logic = 198)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/count<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X46Y56.A2      net (fanout=69)       1.373   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X46Y56.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X46Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X46Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X46Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X46Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X46Y59.DMUX    Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X48Y53.A2      net (fanout=3)        1.443   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
    SLICE_X48Y53.AMUX    Topaa                 0.377   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X48Y56.D5      net (fanout=12)       0.625   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000073
    SLICE_X48Y56.CMUX    Topdc                 0.368   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X50Y53.D5      net (fanout=26)       0.829   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X50Y53.DMUX    Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X50Y53.C4      net (fanout=3)        0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X50Y53.C       Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X52Y50.D2      net (fanout=2)        1.136   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X52Y50.DMUX    Topdd                 0.393   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X53Y50.A1      net (fanout=1)        0.463   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X53Y50.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X56Y36.A1      net (fanout=27)       4.839   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X56Y36.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X56Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X56Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X56Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X56Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X58Y31.B2      net (fanout=54)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X58Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X58Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X58Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X58Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X58Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X58Y35.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X58Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X58Y36.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X58Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X58Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X60Y31.D4      net (fanout=27)       1.342   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X60Y31.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X60Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X60Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X60Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X60Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X60Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X60Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X60Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X60Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X60Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X60Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X60Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X60Y37.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X62Y32.B2      net (fanout=28)       1.512   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X62Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X62Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X62Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X62Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X62Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X62Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X62Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X62Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X62Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X62Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X62Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X62Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X62Y38.AMUX    Tcina                 0.177   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X64Y32.D4      net (fanout=28)       1.340   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X64Y32.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X64Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X64Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X64Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X64Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X64Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X64Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X64Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X64Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X64Y38.AMUX    Tcina                 0.202   mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X66Y32.B2      net (fanout=28)       1.537   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X66Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X66Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X66Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X66Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X66Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X66Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X66Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X66Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X66Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X66Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X66Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X66Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X66Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X68Y33.B2      net (fanout=28)       1.821   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X68Y33.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X68Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X68Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X68Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X68Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X68Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X68Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X68Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X68Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X68Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X68Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X68Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X68Y39.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X70Y34.B2      net (fanout=28)       1.497   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X70Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X70Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X70Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X70Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X70Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X70Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X70Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X70Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X70Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X70Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X70Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X70Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X70Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X72Y36.B2      net (fanout=28)       1.351   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X72Y36.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X72Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X72Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X72Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X72Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X72Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X72Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X72Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X72Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X72Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X72Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X72Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X72Y42.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X74Y37.A5      net (fanout=28)       1.449   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X74Y37.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X74Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X74Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X74Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X74Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X74Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X74Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X74Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X74Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X74Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X74Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X74Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X74Y43.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X76Y38.A4      net (fanout=28)       1.528   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X76Y38.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006dc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X76Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X76Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X76Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X76Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X76Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X76Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X76Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X76Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X76Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X76Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X76Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X76Y44.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X80Y40.A4      net (fanout=28)       1.509   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X80Y40.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X80Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X80Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X80Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X80Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X80Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X80Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X80Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X80Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X80Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X80Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X80Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X80Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fix2floatOut<27>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y42.B2      net (fanout=28)       1.269   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X74Y44.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X74Y44.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X74Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X74Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X74Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X74Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X74Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X74Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X74Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X74Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X74Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X74Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X74Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X74Y50.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X72Y45.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X72Y45.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X72Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X72Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X72Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X72Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X72Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X72Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X72Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X72Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X72Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X72Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X72Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X72Y51.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X70Y47.A5      net (fanout=28)       1.158   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X70Y47.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X70Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X70Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X70Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X70Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X70Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X70Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X70Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X70Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X70Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X70Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X70Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X70Y53.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X76Y49.B2      net (fanout=28)       1.546   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X76Y49.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000647
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X76Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X76Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X76Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X76Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X76Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X76Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X76Y55.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X68Y50.B2      net (fanout=28)       1.560   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X68Y50.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X68Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X68Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X68Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X68Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X68Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X68Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X68Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X68Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X68Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X68Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X68Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X68Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X62Y52.B2      net (fanout=28)       1.919   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X62Y52.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X62Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X62Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X62Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X62Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X62Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X62Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X62Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X62Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X62Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X62Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X62Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X62Y58.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X64Y54.B2      net (fanout=28)       1.387   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X64Y54.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X64Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X64Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X64Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X64Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X64Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X64Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X64Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X64Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X64Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X64Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X64Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X64Y60.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X66Y57.B2      net (fanout=28)       1.126   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X66Y57.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X66Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X66Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X66Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X66Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X66Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X66Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X66Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X66Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X66Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X66Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X66Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X66Y63.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X62Y59.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X62Y59.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X62Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X62Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X62Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X62Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X62Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X62Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X62Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X62Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X62Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X62Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X62Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X62Y65.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X60Y60.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X60Y60.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X60Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X60Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X60Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X60Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X60Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X60Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X60Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X60Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X60Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X60Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X60Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X60Y66.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X64Y62.A4      net (fanout=28)       1.508   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X64Y62.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000597
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X64Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X64Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X64Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X64Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X64Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X64Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X64Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X64Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X64Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X64Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X64Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X64Y68.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X56Y64.D4      net (fanout=28)       1.433   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X56Y64.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X56Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X56Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X56Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X56Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X56Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X56Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X56Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X56Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X56Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X56Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X56Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X56Y70.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X58Y66.B2      net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X58Y66.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X58Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X58Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X58Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X58Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X58Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X58Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X58Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X58Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X58Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X58Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X58Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X58Y72.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X50Y68.C5      net (fanout=1)        0.871   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X50Y68.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X50Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X50Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X50Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X50Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X50Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X50Y72.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X50Y73.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X50Y73.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X50Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X50Y74.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X50Y75.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X50Y75.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X50Y76.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
    SLICE_X50Y76.BMUX    Tcinb                 0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054b
    SLICE_X51Y73.B1      net (fanout=1)        0.827   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003e
    SLICE_X51Y73.CLK     Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000829
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29
    -------------------------------------------------  ---------------------------
    Total                                     78.330ns (28.444ns logic, 49.886ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29 (FF)
  Requirement:          100.000ns
  Data Path Delay:      78.324ns (Levels of Logic = 198)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/count<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X46Y56.A2      net (fanout=69)       1.373   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X46Y56.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X46Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X46Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X46Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X46Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X46Y59.DMUX    Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X48Y53.A2      net (fanout=3)        1.443   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
    SLICE_X48Y53.AMUX    Topaa                 0.377   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X48Y56.D5      net (fanout=12)       0.625   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000073
    SLICE_X48Y56.CMUX    Topdc                 0.368   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X50Y53.D5      net (fanout=26)       0.829   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X50Y53.DMUX    Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X50Y53.C4      net (fanout=3)        0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X50Y53.C       Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X52Y50.D2      net (fanout=2)        1.136   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X52Y50.DMUX    Topdd                 0.393   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X53Y50.A1      net (fanout=1)        0.463   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X53Y50.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X56Y36.A1      net (fanout=27)       4.839   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X56Y36.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X56Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X56Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X56Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X56Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X58Y31.B2      net (fanout=54)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X58Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X58Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X58Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X58Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X58Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X58Y35.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X58Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X58Y36.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X58Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X58Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X60Y31.D4      net (fanout=27)       1.342   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X60Y31.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X60Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X60Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X60Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X60Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X60Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X60Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X60Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X60Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X60Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X60Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X60Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X60Y37.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X62Y32.B2      net (fanout=28)       1.512   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X62Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X62Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X62Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X62Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X62Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X62Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X62Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X62Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X62Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X62Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X62Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X62Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X62Y38.AMUX    Tcina                 0.177   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X64Y32.D4      net (fanout=28)       1.340   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X64Y32.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X64Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X64Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X64Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X64Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X64Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X64Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X64Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X64Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X64Y38.AMUX    Tcina                 0.202   mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X66Y32.B2      net (fanout=28)       1.537   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X66Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X66Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X66Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X66Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X66Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X66Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X66Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X66Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X66Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X66Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X66Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X66Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X66Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X68Y33.B2      net (fanout=28)       1.821   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X68Y33.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X68Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X68Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X68Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X68Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X68Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X68Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X68Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X68Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X68Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X68Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X68Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X68Y39.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X70Y34.B2      net (fanout=28)       1.497   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X70Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X70Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X70Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X70Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X70Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X70Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X70Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X70Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X70Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X70Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X70Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X70Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X70Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X72Y36.B2      net (fanout=28)       1.351   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X72Y36.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X72Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X72Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X72Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X72Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X72Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X72Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X72Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X72Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X72Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X72Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X72Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X72Y42.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X74Y37.A5      net (fanout=28)       1.449   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X74Y37.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X74Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X74Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X74Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X74Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X74Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X74Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X74Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X74Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X74Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X74Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X74Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X74Y43.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X76Y38.A4      net (fanout=28)       1.528   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X76Y38.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006dc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X76Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X76Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X76Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X76Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X76Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X76Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X76Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X76Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X76Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X76Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X76Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X76Y44.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X80Y40.A4      net (fanout=28)       1.509   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X80Y40.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X80Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X80Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X80Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X80Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X80Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X80Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X80Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X80Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X80Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X80Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X80Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X80Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fix2floatOut<27>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y42.B2      net (fanout=28)       1.269   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X74Y44.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X74Y44.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X74Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X74Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X74Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X74Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X74Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X74Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X74Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X74Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X74Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X74Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X74Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X74Y50.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X72Y45.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X72Y45.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X72Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X72Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X72Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X72Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X72Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X72Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X72Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X72Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X72Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X72Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X72Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X72Y51.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X70Y47.C1      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X70Y47.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000661
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X70Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X70Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X70Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X70Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X70Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X70Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X70Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X70Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X70Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X70Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X70Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X70Y53.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X76Y49.A4      net (fanout=28)       1.537   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X76Y49.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X76Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X76Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X76Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X76Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X76Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X76Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X76Y55.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X68Y50.B2      net (fanout=28)       1.560   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X68Y50.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X68Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X68Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X68Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X68Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X68Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X68Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X68Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X68Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X68Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X68Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X68Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X68Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X62Y52.B2      net (fanout=28)       1.919   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X62Y52.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X62Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X62Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X62Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X62Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X62Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X62Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X62Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X62Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X62Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X62Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X62Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X62Y58.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X64Y54.B2      net (fanout=28)       1.387   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X64Y54.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X64Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X64Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X64Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X64Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X64Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X64Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X64Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X64Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X64Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X64Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X64Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X64Y60.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X66Y57.B2      net (fanout=28)       1.126   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X66Y57.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X66Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X66Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X66Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X66Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X66Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X66Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X66Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X66Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X66Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X66Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X66Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X66Y63.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X62Y59.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X62Y59.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X62Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X62Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X62Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X62Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X62Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X62Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X62Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X62Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X62Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X62Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X62Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X62Y65.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X60Y60.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X60Y60.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X60Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X60Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X60Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X60Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X60Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X60Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X60Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X60Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X60Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X60Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X60Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X60Y66.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X64Y62.A4      net (fanout=28)       1.508   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X64Y62.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000597
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X64Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X64Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X64Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X64Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X64Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X64Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X64Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X64Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X64Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X64Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X64Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X64Y68.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X56Y64.D4      net (fanout=28)       1.433   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X56Y64.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X56Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X56Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X56Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X56Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X56Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X56Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X56Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X56Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X56Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X56Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X56Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X56Y70.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X58Y66.B2      net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X58Y66.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X58Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X58Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X58Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X58Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X58Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X58Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X58Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X58Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X58Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X58Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X58Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X58Y72.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X50Y68.C5      net (fanout=1)        0.871   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X50Y68.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X50Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X50Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X50Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X50Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X50Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X50Y72.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X50Y73.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X50Y73.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X50Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X50Y74.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X50Y75.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
    SLICE_X50Y75.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000551
    SLICE_X50Y76.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f3
    SLICE_X50Y76.BMUX    Tcinb                 0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054b
    SLICE_X51Y73.B1      net (fanout=1)        0.827   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000003e
    SLICE_X51Y73.CLK     Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<31>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000829
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_29
    -------------------------------------------------  ---------------------------
    Total                                     78.324ns (28.343ns logic, 49.981ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22 (SLICE_X55Y73.B1), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      78.244ns (Levels of Logic = 196)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/count<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X46Y56.A2      net (fanout=69)       1.373   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X46Y56.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X46Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X46Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X46Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X46Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X46Y59.DMUX    Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X48Y53.A2      net (fanout=3)        1.443   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
    SLICE_X48Y53.AMUX    Topaa                 0.377   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X48Y56.D5      net (fanout=12)       0.625   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000073
    SLICE_X48Y56.CMUX    Topdc                 0.368   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X50Y53.D5      net (fanout=26)       0.829   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X50Y53.DMUX    Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X50Y53.C4      net (fanout=3)        0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X50Y53.C       Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X52Y50.D2      net (fanout=2)        1.136   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X52Y50.DMUX    Topdd                 0.393   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X53Y50.A1      net (fanout=1)        0.463   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X53Y50.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X56Y36.A1      net (fanout=27)       4.839   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X56Y36.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X56Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X56Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X56Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X56Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X58Y31.B2      net (fanout=54)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X58Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X58Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X58Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X58Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X58Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X58Y35.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X58Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X58Y36.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X58Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X58Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X60Y31.D4      net (fanout=27)       1.342   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X60Y31.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X60Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X60Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X60Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X60Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X60Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X60Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X60Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X60Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X60Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X60Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X60Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X60Y37.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X62Y32.B2      net (fanout=28)       1.512   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X62Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X62Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X62Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X62Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X62Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X62Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X62Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X62Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X62Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X62Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X62Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X62Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X62Y38.AMUX    Tcina                 0.177   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X64Y32.D4      net (fanout=28)       1.340   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X64Y32.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X64Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X64Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X64Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X64Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X64Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X64Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X64Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X64Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X64Y38.AMUX    Tcina                 0.202   mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X66Y32.B2      net (fanout=28)       1.537   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X66Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X66Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X66Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X66Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X66Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X66Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X66Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X66Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X66Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X66Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X66Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X66Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X66Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X68Y33.B2      net (fanout=28)       1.821   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X68Y33.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X68Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X68Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X68Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X68Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X68Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X68Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X68Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X68Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X68Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X68Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X68Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X68Y39.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X70Y34.B2      net (fanout=28)       1.497   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X70Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X70Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X70Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X70Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X70Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X70Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X70Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X70Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X70Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X70Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X70Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X70Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X70Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X72Y36.B2      net (fanout=28)       1.351   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X72Y36.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X72Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X72Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X72Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X72Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X72Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X72Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X72Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X72Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X72Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X72Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X72Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X72Y42.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X74Y37.A5      net (fanout=28)       1.449   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X74Y37.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X74Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X74Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X74Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X74Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X74Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X74Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X74Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X74Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X74Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X74Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X74Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X74Y43.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X76Y38.A4      net (fanout=28)       1.528   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X76Y38.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006dc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X76Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X76Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X76Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X76Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X76Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X76Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X76Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X76Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X76Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X76Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X76Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X76Y44.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X80Y40.A4      net (fanout=28)       1.509   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X80Y40.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X80Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X80Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X80Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X80Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X80Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X80Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X80Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X80Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X80Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X80Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X80Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X80Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fix2floatOut<27>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y42.B2      net (fanout=28)       1.269   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X74Y44.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X74Y44.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X74Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X74Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X74Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X74Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X74Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X74Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X74Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X74Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X74Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X74Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X74Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X74Y50.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X72Y45.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X72Y45.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X72Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X72Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X72Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X72Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X72Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X72Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X72Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X72Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X72Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X72Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X72Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X72Y51.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X70Y47.C1      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X70Y47.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000661
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X70Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X70Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X70Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X70Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X70Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X70Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X70Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X70Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X70Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X70Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X70Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X70Y53.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X76Y49.B2      net (fanout=28)       1.546   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X76Y49.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000647
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X76Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X76Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X76Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X76Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X76Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X76Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X76Y55.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X68Y50.B2      net (fanout=28)       1.560   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X68Y50.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X68Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X68Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X68Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X68Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X68Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X68Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X68Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X68Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X68Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X68Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X68Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X68Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X62Y52.B2      net (fanout=28)       1.919   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X62Y52.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X62Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X62Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X62Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X62Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X62Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X62Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X62Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X62Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X62Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X62Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X62Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X62Y58.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X64Y54.B2      net (fanout=28)       1.387   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X64Y54.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X64Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X64Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X64Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X64Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X64Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X64Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X64Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X64Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X64Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X64Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X64Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X64Y60.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X66Y57.B2      net (fanout=28)       1.126   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X66Y57.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X66Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X66Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X66Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X66Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X66Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X66Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X66Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X66Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X66Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X66Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X66Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X66Y63.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X62Y59.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X62Y59.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X62Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X62Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X62Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X62Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X62Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X62Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X62Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X62Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X62Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X62Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X62Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X62Y65.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X60Y60.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X60Y60.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X60Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X60Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X60Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X60Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X60Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X60Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X60Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X60Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X60Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X60Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X60Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X60Y66.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X64Y62.A4      net (fanout=28)       1.508   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X64Y62.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000597
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X64Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X64Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X64Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X64Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X64Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X64Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X64Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X64Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X64Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X64Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X64Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X64Y68.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X56Y64.D4      net (fanout=28)       1.433   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X56Y64.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X56Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X56Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X56Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X56Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X56Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X56Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X56Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X56Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X56Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X56Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X56Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X56Y70.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X58Y66.B2      net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X58Y66.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X58Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X58Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X58Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X58Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X58Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X58Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X58Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X58Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X58Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X58Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X58Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X58Y72.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X50Y68.C5      net (fanout=1)        0.871   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X50Y68.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X50Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X50Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X50Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X50Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X50Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X50Y72.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X50Y73.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X50Y73.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X50Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X50Y74.BMUX    Tcinb                 0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X55Y73.B1      net (fanout=1)        0.895   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000026
    SLICE_X55Y73.CLK     Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<5>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000055b
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    -------------------------------------------------  ---------------------------
    Total                                     78.244ns (28.192ns logic, 50.052ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      78.240ns (Levels of Logic = 196)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/count<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X46Y56.A2      net (fanout=69)       1.373   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X46Y56.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X46Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X46Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X46Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X46Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X46Y59.DMUX    Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X48Y53.A2      net (fanout=3)        1.443   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
    SLICE_X48Y53.AMUX    Topaa                 0.377   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X48Y56.D5      net (fanout=12)       0.625   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000073
    SLICE_X48Y56.CMUX    Topdc                 0.368   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X50Y53.D5      net (fanout=26)       0.829   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X50Y53.DMUX    Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X50Y53.C4      net (fanout=3)        0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X50Y53.C       Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X52Y50.D2      net (fanout=2)        1.136   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X52Y50.DMUX    Topdd                 0.393   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X53Y50.A1      net (fanout=1)        0.463   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X53Y50.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X56Y36.A1      net (fanout=27)       4.839   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X56Y36.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X56Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X56Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X56Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X56Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X58Y31.B2      net (fanout=54)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X58Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X58Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X58Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X58Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X58Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X58Y35.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X58Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X58Y36.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X58Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X58Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X60Y31.D4      net (fanout=27)       1.342   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X60Y31.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X60Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X60Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X60Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X60Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X60Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X60Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X60Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X60Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X60Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X60Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X60Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X60Y37.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X62Y32.B2      net (fanout=28)       1.512   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X62Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X62Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X62Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X62Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X62Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X62Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X62Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X62Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X62Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X62Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X62Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X62Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X62Y38.AMUX    Tcina                 0.177   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X64Y32.D4      net (fanout=28)       1.340   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X64Y32.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X64Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X64Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X64Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X64Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X64Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X64Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X64Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X64Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X64Y38.AMUX    Tcina                 0.202   mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X66Y32.B2      net (fanout=28)       1.537   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X66Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X66Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X66Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X66Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X66Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X66Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X66Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X66Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X66Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X66Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X66Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X66Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X66Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X68Y33.B2      net (fanout=28)       1.821   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X68Y33.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X68Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X68Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X68Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X68Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X68Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X68Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X68Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X68Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X68Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X68Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X68Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X68Y39.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X70Y34.B2      net (fanout=28)       1.497   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X70Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X70Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X70Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X70Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X70Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X70Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X70Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X70Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X70Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X70Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X70Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X70Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X70Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X72Y36.B2      net (fanout=28)       1.351   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X72Y36.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X72Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X72Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X72Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X72Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X72Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X72Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X72Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X72Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X72Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X72Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X72Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X72Y42.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X74Y37.A5      net (fanout=28)       1.449   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X74Y37.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X74Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X74Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X74Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X74Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X74Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X74Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X74Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X74Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X74Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X74Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X74Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X74Y43.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X76Y38.A4      net (fanout=28)       1.528   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X76Y38.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006dc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X76Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X76Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X76Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X76Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X76Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X76Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X76Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X76Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X76Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X76Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X76Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X76Y44.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X80Y40.A4      net (fanout=28)       1.509   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X80Y40.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X80Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X80Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X80Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X80Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X80Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X80Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X80Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X80Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X80Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X80Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X80Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X80Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fix2floatOut<27>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y42.B2      net (fanout=28)       1.269   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X74Y44.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X74Y44.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X74Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X74Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X74Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X74Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X74Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X74Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X74Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X74Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X74Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X74Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X74Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X74Y50.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X72Y45.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X72Y45.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X72Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X72Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X72Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X72Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X72Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X72Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X72Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X72Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X72Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X72Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X72Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X72Y51.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X70Y47.A5      net (fanout=28)       1.158   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X70Y47.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X70Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X70Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X70Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X70Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X70Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X70Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X70Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X70Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X70Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X70Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X70Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X70Y53.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X76Y49.B2      net (fanout=28)       1.546   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X76Y49.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000647
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X76Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X76Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X76Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X76Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X76Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X76Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X76Y55.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X68Y50.B2      net (fanout=28)       1.560   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X68Y50.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X68Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X68Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X68Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X68Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X68Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X68Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X68Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X68Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X68Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X68Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X68Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X68Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X62Y52.B2      net (fanout=28)       1.919   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X62Y52.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X62Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X62Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X62Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X62Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X62Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X62Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X62Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X62Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X62Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X62Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X62Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X62Y58.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X64Y54.B2      net (fanout=28)       1.387   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X64Y54.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X64Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X64Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X64Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X64Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X64Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X64Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X64Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X64Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X64Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X64Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X64Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X64Y60.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X66Y57.B2      net (fanout=28)       1.126   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X66Y57.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X66Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X66Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X66Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X66Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X66Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X66Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X66Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X66Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X66Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X66Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X66Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X66Y63.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X62Y59.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X62Y59.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X62Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X62Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X62Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X62Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X62Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X62Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X62Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X62Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X62Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X62Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X62Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X62Y65.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X60Y60.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X60Y60.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X60Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X60Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X60Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X60Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X60Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X60Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X60Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X60Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X60Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X60Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X60Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X60Y66.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X64Y62.A4      net (fanout=28)       1.508   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X64Y62.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000597
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X64Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X64Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X64Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X64Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X64Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X64Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X64Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X64Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X64Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X64Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X64Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X64Y68.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X56Y64.D4      net (fanout=28)       1.433   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X56Y64.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X56Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X56Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X56Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X56Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X56Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X56Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X56Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X56Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X56Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X56Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X56Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X56Y70.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X58Y66.B2      net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X58Y66.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X58Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X58Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X58Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X58Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X58Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X58Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X58Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X58Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X58Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X58Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X58Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X58Y72.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X50Y68.C5      net (fanout=1)        0.871   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X50Y68.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X50Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X50Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X50Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X50Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X50Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X50Y72.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X50Y73.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X50Y73.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X50Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X50Y74.BMUX    Tcinb                 0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X55Y73.B1      net (fanout=1)        0.895   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000026
    SLICE_X55Y73.CLK     Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<5>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000055b
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    -------------------------------------------------  ---------------------------
    Total                                     78.240ns (28.292ns logic, 49.948ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      78.234ns (Levels of Logic = 196)
  Clock Path Skew:      -0.024ns (0.235 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/count<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X46Y56.A2      net (fanout=69)       1.373   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X46Y56.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X46Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X46Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X46Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X46Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X46Y59.DMUX    Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X48Y53.A2      net (fanout=3)        1.443   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
    SLICE_X48Y53.AMUX    Topaa                 0.377   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X48Y56.D5      net (fanout=12)       0.625   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000073
    SLICE_X48Y56.CMUX    Topdc                 0.368   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X50Y53.D5      net (fanout=26)       0.829   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X50Y53.DMUX    Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X50Y53.C4      net (fanout=3)        0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X50Y53.C       Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X52Y50.D2      net (fanout=2)        1.136   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X52Y50.DMUX    Topdd                 0.393   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X53Y50.A1      net (fanout=1)        0.463   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X53Y50.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X56Y36.A1      net (fanout=27)       4.839   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X56Y36.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X56Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X56Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X56Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X56Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X58Y31.B2      net (fanout=54)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X58Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X58Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X58Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X58Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X58Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X58Y35.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X58Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X58Y36.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X58Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X58Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X60Y31.D4      net (fanout=27)       1.342   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X60Y31.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X60Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X60Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X60Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X60Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X60Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X60Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X60Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X60Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X60Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X60Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X60Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X60Y37.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X62Y32.B2      net (fanout=28)       1.512   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X62Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X62Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X62Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X62Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X62Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X62Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X62Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X62Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X62Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X62Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X62Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X62Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X62Y38.AMUX    Tcina                 0.177   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X64Y32.D4      net (fanout=28)       1.340   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X64Y32.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X64Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X64Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X64Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X64Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X64Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X64Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X64Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X64Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X64Y38.AMUX    Tcina                 0.202   mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X66Y32.B2      net (fanout=28)       1.537   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X66Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X66Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X66Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X66Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X66Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X66Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X66Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X66Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X66Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X66Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X66Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X66Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X66Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X68Y33.B2      net (fanout=28)       1.821   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X68Y33.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X68Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X68Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X68Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X68Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X68Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X68Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X68Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X68Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X68Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X68Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X68Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X68Y39.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X70Y34.B2      net (fanout=28)       1.497   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X70Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X70Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X70Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X70Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X70Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X70Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X70Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X70Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X70Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X70Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X70Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X70Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X70Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X72Y36.B2      net (fanout=28)       1.351   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X72Y36.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X72Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X72Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X72Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X72Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X72Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X72Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X72Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X72Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X72Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X72Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X72Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X72Y42.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X74Y37.A5      net (fanout=28)       1.449   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X74Y37.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X74Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X74Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X74Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X74Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X74Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X74Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X74Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X74Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X74Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X74Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X74Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X74Y43.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X76Y38.A4      net (fanout=28)       1.528   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X76Y38.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006dc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X76Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X76Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X76Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X76Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X76Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X76Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X76Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X76Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X76Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X76Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X76Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X76Y44.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X80Y40.A4      net (fanout=28)       1.509   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X80Y40.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X80Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X80Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X80Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X80Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X80Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X80Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X80Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X80Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X80Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X80Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X80Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X80Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fix2floatOut<27>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y42.B2      net (fanout=28)       1.269   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X74Y44.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X74Y44.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X74Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X74Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X74Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X74Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X74Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X74Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X74Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X74Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X74Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X74Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X74Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X74Y50.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X72Y45.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X72Y45.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X72Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X72Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X72Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X72Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X72Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X72Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X72Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X72Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X72Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X72Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X72Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X72Y51.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X70Y47.C1      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X70Y47.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000661
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X70Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X70Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X70Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X70Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X70Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X70Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X70Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X70Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X70Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X70Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X70Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X70Y53.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X76Y49.A4      net (fanout=28)       1.537   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X76Y49.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X76Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X76Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X76Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X76Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X76Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X76Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X76Y55.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X68Y50.B2      net (fanout=28)       1.560   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X68Y50.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X68Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X68Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X68Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X68Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X68Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X68Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X68Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X68Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X68Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X68Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X68Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X68Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X62Y52.B2      net (fanout=28)       1.919   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X62Y52.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X62Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X62Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X62Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X62Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X62Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X62Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X62Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X62Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X62Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X62Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X62Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X62Y58.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X64Y54.B2      net (fanout=28)       1.387   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X64Y54.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X64Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X64Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X64Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X64Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X64Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X64Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X64Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X64Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X64Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X64Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X64Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X64Y60.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X66Y57.B2      net (fanout=28)       1.126   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X66Y57.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X66Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X66Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X66Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X66Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X66Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X66Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X66Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X66Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X66Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X66Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X66Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X66Y63.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X62Y59.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X62Y59.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X62Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X62Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X62Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X62Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X62Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X62Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X62Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X62Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X62Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X62Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X62Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X62Y65.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X60Y60.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X60Y60.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X60Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X60Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X60Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X60Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X60Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X60Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X60Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X60Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X60Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X60Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X60Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X60Y66.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X64Y62.A4      net (fanout=28)       1.508   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X64Y62.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000597
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X64Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X64Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X64Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X64Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X64Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X64Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X64Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X64Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X64Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X64Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X64Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X64Y68.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X56Y64.D4      net (fanout=28)       1.433   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X56Y64.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X56Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X56Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X56Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X56Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X56Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X56Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X56Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X56Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X56Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X56Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X56Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X56Y70.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X58Y66.B2      net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X58Y66.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X58Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X58Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X58Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X58Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X58Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X58Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X58Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X58Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X58Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X58Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X58Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X58Y72.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X50Y68.C5      net (fanout=1)        0.871   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X50Y68.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X50Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X50Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X50Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X50Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X50Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X50Y72.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X50Y73.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X50Y73.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X50Y74.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
    SLICE_X50Y74.BMUX    Tcinb                 0.260   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000559
    SLICE_X55Y73.B1      net (fanout=1)        0.895   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000026
    SLICE_X55Y73.CLK     Tas                   0.227   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<5>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000055b
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_22
    -------------------------------------------------  ---------------------------
    Total                                     78.234ns (28.191ns logic, 50.043ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19 (SLICE_X49Y75.C1), 83662350507449879000000000000000000000000000000 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      78.224ns (Levels of Logic = 195)
  Clock Path Skew:      -0.019ns (0.240 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/count<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X46Y56.A2      net (fanout=69)       1.373   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X46Y56.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X46Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X46Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X46Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X46Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X46Y59.DMUX    Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X48Y53.A2      net (fanout=3)        1.443   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
    SLICE_X48Y53.AMUX    Topaa                 0.377   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X48Y56.D5      net (fanout=12)       0.625   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000073
    SLICE_X48Y56.CMUX    Topdc                 0.368   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X50Y53.D5      net (fanout=26)       0.829   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X50Y53.DMUX    Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X50Y53.C4      net (fanout=3)        0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X50Y53.C       Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X52Y50.D2      net (fanout=2)        1.136   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X52Y50.DMUX    Topdd                 0.393   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X53Y50.A1      net (fanout=1)        0.463   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X53Y50.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X56Y36.A1      net (fanout=27)       4.839   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X56Y36.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X56Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X56Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X56Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X56Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X58Y31.B2      net (fanout=54)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X58Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X58Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X58Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X58Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X58Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X58Y35.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X58Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X58Y36.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X58Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X58Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X60Y31.D4      net (fanout=27)       1.342   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X60Y31.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X60Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X60Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X60Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X60Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X60Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X60Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X60Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X60Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X60Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X60Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X60Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X60Y37.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X62Y32.B2      net (fanout=28)       1.512   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X62Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X62Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X62Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X62Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X62Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X62Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X62Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X62Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X62Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X62Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X62Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X62Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X62Y38.AMUX    Tcina                 0.177   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X64Y32.D4      net (fanout=28)       1.340   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X64Y32.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X64Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X64Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X64Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X64Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X64Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X64Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X64Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X64Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X64Y38.AMUX    Tcina                 0.202   mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X66Y32.B2      net (fanout=28)       1.537   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X66Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X66Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X66Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X66Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X66Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X66Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X66Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X66Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X66Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X66Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X66Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X66Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X66Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X68Y33.B2      net (fanout=28)       1.821   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X68Y33.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X68Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X68Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X68Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X68Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X68Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X68Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X68Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X68Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X68Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X68Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X68Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X68Y39.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X70Y34.B2      net (fanout=28)       1.497   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X70Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X70Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X70Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X70Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X70Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X70Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X70Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X70Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X70Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X70Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X70Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X70Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X70Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X72Y36.B2      net (fanout=28)       1.351   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X72Y36.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X72Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X72Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X72Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X72Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X72Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X72Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X72Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X72Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X72Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X72Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X72Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X72Y42.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X74Y37.A5      net (fanout=28)       1.449   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X74Y37.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X74Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X74Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X74Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X74Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X74Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X74Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X74Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X74Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X74Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X74Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X74Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X74Y43.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X76Y38.A4      net (fanout=28)       1.528   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X76Y38.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006dc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X76Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X76Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X76Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X76Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X76Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X76Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X76Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X76Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X76Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X76Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X76Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X76Y44.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X80Y40.A4      net (fanout=28)       1.509   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X80Y40.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X80Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X80Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X80Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X80Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X80Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X80Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X80Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X80Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X80Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X80Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X80Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X80Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fix2floatOut<27>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y42.B2      net (fanout=28)       1.269   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X74Y44.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X74Y44.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X74Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X74Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X74Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X74Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X74Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X74Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X74Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X74Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X74Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X74Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X74Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X74Y50.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X72Y45.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X72Y45.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X72Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X72Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X72Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X72Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X72Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X72Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X72Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X72Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X72Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X72Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X72Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X72Y51.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X70Y47.C1      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X70Y47.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000661
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X70Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X70Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X70Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X70Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X70Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X70Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X70Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X70Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X70Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X70Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X70Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X70Y53.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X76Y49.B2      net (fanout=28)       1.546   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X76Y49.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000647
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X76Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X76Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X76Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X76Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X76Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X76Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X76Y55.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X68Y50.B2      net (fanout=28)       1.560   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X68Y50.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X68Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X68Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X68Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X68Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X68Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X68Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X68Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X68Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X68Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X68Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X68Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X68Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X62Y52.B2      net (fanout=28)       1.919   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X62Y52.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X62Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X62Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X62Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X62Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X62Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X62Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X62Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X62Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X62Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X62Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X62Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X62Y58.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X64Y54.B2      net (fanout=28)       1.387   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X64Y54.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X64Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X64Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X64Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X64Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X64Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X64Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X64Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X64Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X64Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X64Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X64Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X64Y60.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X66Y57.B2      net (fanout=28)       1.126   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X66Y57.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X66Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X66Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X66Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X66Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X66Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X66Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X66Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X66Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X66Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X66Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X66Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X66Y63.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X62Y59.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X62Y59.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X62Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X62Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X62Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X62Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X62Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X62Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X62Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X62Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X62Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X62Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X62Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X62Y65.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X60Y60.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X60Y60.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X60Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X60Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X60Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X60Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X60Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X60Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X60Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X60Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X60Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X60Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X60Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X60Y66.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X64Y62.A4      net (fanout=28)       1.508   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X64Y62.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000597
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X64Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X64Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X64Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X64Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X64Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X64Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X64Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X64Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X64Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X64Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X64Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X64Y68.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X56Y64.D4      net (fanout=28)       1.433   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X56Y64.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X56Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X56Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X56Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X56Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X56Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X56Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X56Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X56Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X56Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X56Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X56Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X56Y70.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X58Y66.B2      net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X58Y66.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X58Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X58Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X58Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X58Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X58Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X58Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X58Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X58Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X58Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X58Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X58Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X58Y72.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X50Y68.C5      net (fanout=1)        0.871   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X50Y68.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X50Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X50Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X50Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X50Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X50Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X50Y72.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X50Y73.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X50Y73.CMUX    Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X49Y75.C1      net (fanout=1)        0.847   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000029
    SLICE_X49Y75.CLK     Tas                   0.322   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000083e
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19
    -------------------------------------------------  ---------------------------
    Total                                     78.224ns (28.223ns logic, 50.001ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      78.220ns (Levels of Logic = 195)
  Clock Path Skew:      -0.019ns (0.240 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/count<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X46Y56.A2      net (fanout=69)       1.373   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X46Y56.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X46Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X46Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X46Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X46Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X46Y59.DMUX    Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X48Y53.A2      net (fanout=3)        1.443   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
    SLICE_X48Y53.AMUX    Topaa                 0.377   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X48Y56.D5      net (fanout=12)       0.625   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000073
    SLICE_X48Y56.CMUX    Topdc                 0.368   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X50Y53.D5      net (fanout=26)       0.829   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X50Y53.DMUX    Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X50Y53.C4      net (fanout=3)        0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X50Y53.C       Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X52Y50.D2      net (fanout=2)        1.136   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X52Y50.DMUX    Topdd                 0.393   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X53Y50.A1      net (fanout=1)        0.463   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X53Y50.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X56Y36.A1      net (fanout=27)       4.839   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X56Y36.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X56Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X56Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X56Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X56Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X58Y31.B2      net (fanout=54)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X58Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X58Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X58Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X58Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X58Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X58Y35.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X58Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X58Y36.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X58Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X58Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X60Y31.D4      net (fanout=27)       1.342   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X60Y31.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X60Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X60Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X60Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X60Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X60Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X60Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X60Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X60Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X60Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X60Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X60Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X60Y37.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X62Y32.B2      net (fanout=28)       1.512   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X62Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X62Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X62Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X62Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X62Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X62Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X62Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X62Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X62Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X62Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X62Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X62Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X62Y38.AMUX    Tcina                 0.177   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X64Y32.D4      net (fanout=28)       1.340   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X64Y32.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X64Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X64Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X64Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X64Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X64Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X64Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X64Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X64Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X64Y38.AMUX    Tcina                 0.202   mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X66Y32.B2      net (fanout=28)       1.537   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X66Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X66Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X66Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X66Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X66Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X66Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X66Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X66Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X66Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X66Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X66Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X66Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X66Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X68Y33.B2      net (fanout=28)       1.821   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X68Y33.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X68Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X68Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X68Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X68Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X68Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X68Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X68Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X68Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X68Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X68Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X68Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X68Y39.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X70Y34.B2      net (fanout=28)       1.497   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X70Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X70Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X70Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X70Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X70Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X70Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X70Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X70Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X70Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X70Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X70Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X70Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X70Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X72Y36.B2      net (fanout=28)       1.351   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X72Y36.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X72Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X72Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X72Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X72Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X72Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X72Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X72Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X72Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X72Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X72Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X72Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X72Y42.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X74Y37.A5      net (fanout=28)       1.449   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X74Y37.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X74Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X74Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X74Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X74Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X74Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X74Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X74Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X74Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X74Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X74Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X74Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X74Y43.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X76Y38.A4      net (fanout=28)       1.528   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X76Y38.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006dc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X76Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X76Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X76Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X76Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X76Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X76Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X76Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X76Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X76Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X76Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X76Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X76Y44.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X80Y40.A4      net (fanout=28)       1.509   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X80Y40.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X80Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X80Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X80Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X80Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X80Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X80Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X80Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X80Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X80Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X80Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X80Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X80Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fix2floatOut<27>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y42.B2      net (fanout=28)       1.269   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X74Y44.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X74Y44.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X74Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X74Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X74Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X74Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X74Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X74Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X74Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X74Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X74Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X74Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X74Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X74Y50.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X72Y45.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X72Y45.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X72Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X72Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X72Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X72Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X72Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X72Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X72Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X72Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X72Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X72Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X72Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X72Y51.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X70Y47.A5      net (fanout=28)       1.158   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X70Y47.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000065f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X70Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X70Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X70Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X70Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X70Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X70Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X70Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X70Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X70Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X70Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X70Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X70Y53.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X76Y49.B2      net (fanout=28)       1.546   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X76Y49.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000647
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X76Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X76Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X76Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X76Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X76Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X76Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X76Y55.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X68Y50.B2      net (fanout=28)       1.560   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X68Y50.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X68Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X68Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X68Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X68Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X68Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X68Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X68Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X68Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X68Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X68Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X68Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X68Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X62Y52.B2      net (fanout=28)       1.919   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X62Y52.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X62Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X62Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X62Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X62Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X62Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X62Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X62Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X62Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X62Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X62Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X62Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X62Y58.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X64Y54.B2      net (fanout=28)       1.387   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X64Y54.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X64Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X64Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X64Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X64Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X64Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X64Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X64Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X64Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X64Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X64Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X64Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X64Y60.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X66Y57.B2      net (fanout=28)       1.126   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X66Y57.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X66Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X66Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X66Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X66Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X66Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X66Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X66Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X66Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X66Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X66Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X66Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X66Y63.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X62Y59.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X62Y59.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X62Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X62Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X62Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X62Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X62Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X62Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X62Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X62Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X62Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X62Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X62Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X62Y65.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X60Y60.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X60Y60.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X60Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X60Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X60Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X60Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X60Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X60Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X60Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X60Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X60Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X60Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X60Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X60Y66.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X64Y62.A4      net (fanout=28)       1.508   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X64Y62.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000597
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X64Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X64Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X64Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X64Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X64Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X64Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X64Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X64Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X64Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X64Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X64Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X64Y68.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X56Y64.D4      net (fanout=28)       1.433   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X56Y64.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X56Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X56Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X56Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X56Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X56Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X56Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X56Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X56Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X56Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X56Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X56Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X56Y70.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X58Y66.B2      net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X58Y66.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X58Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X58Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X58Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X58Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X58Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X58Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X58Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X58Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X58Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X58Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X58Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X58Y72.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X50Y68.C5      net (fanout=1)        0.871   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X50Y68.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X50Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X50Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X50Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X50Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X50Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X50Y72.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X50Y73.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X50Y73.CMUX    Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X49Y75.C1      net (fanout=1)        0.847   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000029
    SLICE_X49Y75.CLK     Tas                   0.322   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000083e
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19
    -------------------------------------------------  ---------------------------
    Total                                     78.220ns (28.323ns logic, 49.897ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Buf_SigProcs_inst/ChA_Power_inst/N_15 (FF)
  Destination:          Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19 (FF)
  Requirement:          100.000ns
  Data Path Delay:      78.214ns (Levels of Logic = 195)
  Clock Path Skew:      -0.019ns (0.240 - 0.259)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Buf_SigProcs_inst/ChA_Power_inst/N_15 to Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y64.AQ      Tcko                  0.391   Buf_SigProcs_inst/ChA_Power_inst/count<15>
                                                       Buf_SigProcs_inst/ChA_Power_inst/N_15
    SLICE_X46Y56.A2      net (fanout=69)       1.373   Buf_SigProcs_inst/ChA_Power_inst/N2floatOut<31>
    SLICE_X46Y56.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000069
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000001e
    SLICE_X46Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000069
    SLICE_X46Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000016
    SLICE_X46Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000065
    SLICE_X46Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000000e
    SLICE_X46Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000061
    SLICE_X46Y59.DMUX    Tcind                 0.272   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000006
    SLICE_X48Y53.A2      net (fanout=3)        1.443   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000004e
    SLICE_X48Y53.AMUX    Topaa                 0.377   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000006
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000007b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000029
    SLICE_X48Y56.D5      net (fanout=12)       0.625   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000073
    SLICE_X48Y56.CMUX    Topdc                 0.368   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000009a
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000008e
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000002b
    SLICE_X50Y53.D5      net (fanout=26)       0.829   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000017
    SLICE_X50Y53.DMUX    Tilo                  0.251   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000068
    SLICE_X50Y53.C4      net (fanout=3)        0.382   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000a
    SLICE_X50Y53.C       Tilo                  0.205   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000094
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005e
    SLICE_X52Y50.D2      net (fanout=2)        1.136   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000000c
    SLICE_X52Y50.DMUX    Topdd                 0.393   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig0000008b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk0000005b
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk00000052
    SLICE_X53Y50.A1      net (fanout=1)        0.463   Buf_SigProcs_inst/ChB_Power_inst/fixN2float/sig00000029
    SLICE_X53Y50.A       Tilo                  0.259   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<15>
                                                       Buf_SigProcs_inst/ChB_Power_inst/fixN2float/blk000000a3
    SLICE_X56Y36.A1      net (fanout=27)       4.839   Buf_SigProcs_inst/ChB_Power_inst/N2floatOut<16>
    SLICE_X56Y36.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000028
    SLICE_X56Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000054a
    SLICE_X56Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000020
    SLICE_X56Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000546
    SLICE_X56Y38.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000001e
    SLICE_X58Y31.B2      net (fanout=54)       1.507   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000c
    SLICE_X58Y31.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000079
    SLICE_X58Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000572
    SLICE_X58Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000071
    SLICE_X58Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056e
    SLICE_X58Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000069
    SLICE_X58Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000056a
    SLICE_X58Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000061
    SLICE_X58Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000566
    SLICE_X58Y35.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000059
    SLICE_X58Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000562
    SLICE_X58Y36.COUT    Tbyp                  0.076   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/rx_6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000051
    SLICE_X58Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000055e
    SLICE_X58Y37.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000004f
    SLICE_X60Y31.D4      net (fanout=27)       1.342   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000d
    SLICE_X60Y31.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000007a7
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000aa
    SLICE_X60Y32.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058a
    SLICE_X60Y32.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000a2
    SLICE_X60Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000586
    SLICE_X60Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000009a
    SLICE_X60Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000582
    SLICE_X60Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000092
    SLICE_X60Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057e
    SLICE_X60Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000008a
    SLICE_X60Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000057a
    SLICE_X60Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000082
    SLICE_X60Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000576
    SLICE_X60Y37.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000080
    SLICE_X62Y32.B2      net (fanout=28)       1.512   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000e
    SLICE_X62Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000078c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000db
    SLICE_X62Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a2
    SLICE_X62Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000d3
    SLICE_X62Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059e
    SLICE_X62Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000cb
    SLICE_X62Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000059a
    SLICE_X62Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000c3
    SLICE_X62Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000596
    SLICE_X62Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000bb
    SLICE_X62Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000592
    SLICE_X62Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b3
    SLICE_X62Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000058e
    SLICE_X62Y38.AMUX    Tcina                 0.177   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000b1
    SLICE_X64Y32.D4      net (fanout=28)       1.340   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000000f
    SLICE_X64Y32.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000775
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000010c
    SLICE_X64Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ba
    SLICE_X64Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000104
    SLICE_X64Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b6
    SLICE_X64Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000fc
    SLICE_X64Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005b2
    SLICE_X64Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000f4
    SLICE_X64Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ae
    SLICE_X64Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000ec
    SLICE_X64Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005aa
    SLICE_X64Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e4
    SLICE_X64Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005a6
    SLICE_X64Y38.AMUX    Tcina                 0.202   mb_system_i/RS232_USB/RS232_USB/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000000e2
    SLICE_X66Y32.B2      net (fanout=28)       1.537   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000010
    SLICE_X66Y32.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000013d
    SLICE_X66Y33.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d2
    SLICE_X66Y33.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000135
    SLICE_X66Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ce
    SLICE_X66Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000012d
    SLICE_X66Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ca
    SLICE_X66Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000125
    SLICE_X66Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c6
    SLICE_X66Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000011d
    SLICE_X66Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005c2
    SLICE_X66Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000115
    SLICE_X66Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005be
    SLICE_X66Y38.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000113
    SLICE_X68Y33.B2      net (fanout=28)       1.821   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000011
    SLICE_X68Y33.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000741
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000016e
    SLICE_X68Y34.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ea
    SLICE_X68Y34.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000166
    SLICE_X68Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e6
    SLICE_X68Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000015e
    SLICE_X68Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005e2
    SLICE_X68Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000156
    SLICE_X68Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005de
    SLICE_X68Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000014e
    SLICE_X68Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005da
    SLICE_X68Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000146
    SLICE_X68Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005d6
    SLICE_X68Y39.AMUX    Tcina                 0.202   mb_system_i/RS232/RS232/UARTLITE_CORE_I/UARTLITE_RX_I/RX_FIFO_Reset
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000144
    SLICE_X70Y34.B2      net (fanout=28)       1.497   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000012
    SLICE_X70Y34.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000728
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000019f
    SLICE_X70Y35.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000602
    SLICE_X70Y35.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000197
    SLICE_X70Y36.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fe
    SLICE_X70Y36.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000018f
    SLICE_X70Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005fa
    SLICE_X70Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000187
    SLICE_X70Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f6
    SLICE_X70Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000017f
    SLICE_X70Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005f2
    SLICE_X70Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000177
    SLICE_X70Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000005ee
    SLICE_X70Y40.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000175
    SLICE_X72Y36.B2      net (fanout=28)       1.351   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000013
    SLICE_X72Y36.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000070f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d0
    SLICE_X72Y37.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061a
    SLICE_X72Y37.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c8
    SLICE_X72Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000616
    SLICE_X72Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001c0
    SLICE_X72Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000612
    SLICE_X72Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b8
    SLICE_X72Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060e
    SLICE_X72Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001b0
    SLICE_X72Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000060a
    SLICE_X72Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a8
    SLICE_X72Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000606
    SLICE_X72Y42.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001a6
    SLICE_X74Y37.A5      net (fanout=28)       1.449   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000014
    SLICE_X74Y37.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006f5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000201
    SLICE_X74Y38.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000632
    SLICE_X74Y38.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f9
    SLICE_X74Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062e
    SLICE_X74Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001f1
    SLICE_X74Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000062a
    SLICE_X74Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e9
    SLICE_X74Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000626
    SLICE_X74Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001e1
    SLICE_X74Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000622
    SLICE_X74Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d9
    SLICE_X74Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000061e
    SLICE_X74Y43.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000001d7
    SLICE_X76Y38.A4      net (fanout=28)       1.528   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000015
    SLICE_X76Y38.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006dc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000232
    SLICE_X76Y39.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064a
    SLICE_X76Y39.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000022a
    SLICE_X76Y40.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000646
    SLICE_X76Y40.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000222
    SLICE_X76Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000642
    SLICE_X76Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000021a
    SLICE_X76Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063e
    SLICE_X76Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000212
    SLICE_X76Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000063a
    SLICE_X76Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000020a
    SLICE_X76Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000636
    SLICE_X76Y44.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000208
    SLICE_X80Y40.A4      net (fanout=28)       1.509   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000016
    SLICE_X80Y40.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006c3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000263
    SLICE_X80Y41.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000662
    SLICE_X80Y41.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000025b
    SLICE_X80Y42.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065e
    SLICE_X80Y42.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000253
    SLICE_X80Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000065a
    SLICE_X80Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000024b
    SLICE_X80Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000656
    SLICE_X80Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000243
    SLICE_X80Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000652
    SLICE_X80Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000023b
    SLICE_X80Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000064e
    SLICE_X80Y46.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/fix2floatOut<27>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000239
    SLICE_X78Y42.B2      net (fanout=28)       1.269   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000017
    SLICE_X78Y42.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000006ab
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000294
    SLICE_X78Y43.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067a
    SLICE_X78Y43.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000028c
    SLICE_X78Y44.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000676
    SLICE_X78Y44.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000284
    SLICE_X78Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000672
    SLICE_X78Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000027c
    SLICE_X78Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066e
    SLICE_X78Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000274
    SLICE_X78Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000066a
    SLICE_X78Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026c
    SLICE_X78Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000666
    SLICE_X78Y48.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000026a
    SLICE_X74Y44.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000018
    SLICE_X74Y44.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000691
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002c5
    SLICE_X74Y45.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000692
    SLICE_X74Y45.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002bd
    SLICE_X74Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068e
    SLICE_X74Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002b5
    SLICE_X74Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000068a
    SLICE_X74Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ad
    SLICE_X74Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000686
    SLICE_X74Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002a5
    SLICE_X74Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000682
    SLICE_X74Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029d
    SLICE_X74Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000067e
    SLICE_X74Y50.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000029b
    SLICE_X72Y45.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000019
    SLICE_X72Y45.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000679
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002f6
    SLICE_X72Y46.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006aa
    SLICE_X72Y46.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ee
    SLICE_X72Y47.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a6
    SLICE_X72Y47.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002e6
    SLICE_X72Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006a2
    SLICE_X72Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002de
    SLICE_X72Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069e
    SLICE_X72Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002d6
    SLICE_X72Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000069a
    SLICE_X72Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ce
    SLICE_X72Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000696
    SLICE_X72Y51.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002cc
    SLICE_X70Y47.C1      net (fanout=28)       1.262   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001a
    SLICE_X70Y47.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000661
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000327
    SLICE_X70Y48.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c2
    SLICE_X70Y48.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000031f
    SLICE_X70Y49.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006be
    SLICE_X70Y49.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000317
    SLICE_X70Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ba
    SLICE_X70Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000030f
    SLICE_X70Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b6
    SLICE_X70Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000307
    SLICE_X70Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006b2
    SLICE_X70Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002ff
    SLICE_X70Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ae
    SLICE_X70Y53.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000002fd
    SLICE_X76Y49.A4      net (fanout=28)       1.537   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001b
    SLICE_X76Y49.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000646
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000358
    SLICE_X76Y50.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006da
    SLICE_X76Y50.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000350
    SLICE_X76Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d6
    SLICE_X76Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000348
    SLICE_X76Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006d2
    SLICE_X76Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000340
    SLICE_X76Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ce
    SLICE_X76Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000338
    SLICE_X76Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ca
    SLICE_X76Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000330
    SLICE_X76Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006c6
    SLICE_X76Y55.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000032e
    SLICE_X68Y50.B2      net (fanout=28)       1.560   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001c
    SLICE_X68Y50.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000062e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000389
    SLICE_X68Y51.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f2
    SLICE_X68Y51.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000381
    SLICE_X68Y52.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ee
    SLICE_X68Y52.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000379
    SLICE_X68Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006ea
    SLICE_X68Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000371
    SLICE_X68Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e6
    SLICE_X68Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000369
    SLICE_X68Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006e2
    SLICE_X68Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000361
    SLICE_X68Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006de
    SLICE_X68Y56.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000035f
    SLICE_X62Y52.B2      net (fanout=28)       1.919   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001d
    SLICE_X62Y52.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000615
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003ba
    SLICE_X62Y53.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070a
    SLICE_X62Y53.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003b2
    SLICE_X62Y54.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000706
    SLICE_X62Y54.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003aa
    SLICE_X62Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000702
    SLICE_X62Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003a2
    SLICE_X62Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fe
    SLICE_X62Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000039a
    SLICE_X62Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006fa
    SLICE_X62Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000392
    SLICE_X62Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000006f6
    SLICE_X62Y58.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000390
    SLICE_X64Y54.B2      net (fanout=28)       1.387   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001e
    SLICE_X64Y54.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005fc
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003eb
    SLICE_X64Y55.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000722
    SLICE_X64Y55.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003e3
    SLICE_X64Y56.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071e
    SLICE_X64Y56.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003db
    SLICE_X64Y57.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000071a
    SLICE_X64Y57.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003d3
    SLICE_X64Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000716
    SLICE_X64Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003cb
    SLICE_X64Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000712
    SLICE_X64Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c3
    SLICE_X64Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000070e
    SLICE_X64Y60.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003c1
    SLICE_X66Y57.B2      net (fanout=28)       1.126   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000001f
    SLICE_X66Y57.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005e3
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000041c
    SLICE_X66Y58.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073a
    SLICE_X66Y58.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000414
    SLICE_X66Y59.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000736
    SLICE_X66Y59.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000040c
    SLICE_X66Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000732
    SLICE_X66Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000404
    SLICE_X66Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072e
    SLICE_X66Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003fc
    SLICE_X66Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000072a
    SLICE_X66Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f4
    SLICE_X66Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000726
    SLICE_X66Y63.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000003f2
    SLICE_X62Y59.A2      net (fanout=28)       1.323   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000020
    SLICE_X62Y59.COUT    Topcya                0.395   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005c9
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000044d
    SLICE_X62Y60.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000752
    SLICE_X62Y60.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000445
    SLICE_X62Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074e
    SLICE_X62Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000043d
    SLICE_X62Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000074a
    SLICE_X62Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000435
    SLICE_X62Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000746
    SLICE_X62Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000042d
    SLICE_X62Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000742
    SLICE_X62Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000425
    SLICE_X62Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000073e
    SLICE_X62Y65.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000423
    SLICE_X60Y60.B2      net (fanout=28)       1.313   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000021
    SLICE_X60Y60.COUT    Topcyb                0.380   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000005b1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000047e
    SLICE_X60Y61.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076a
    SLICE_X60Y61.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000476
    SLICE_X60Y62.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000766
    SLICE_X60Y62.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000046e
    SLICE_X60Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000762
    SLICE_X60Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000466
    SLICE_X60Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075e
    SLICE_X60Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000045e
    SLICE_X60Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000075a
    SLICE_X60Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000456
    SLICE_X60Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000756
    SLICE_X60Y66.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000454
    SLICE_X64Y62.A4      net (fanout=28)       1.508   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000022
    SLICE_X64Y62.COUT    Topcya                0.379   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000597
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004af
    SLICE_X64Y63.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000782
    SLICE_X64Y63.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004a7
    SLICE_X64Y64.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077e
    SLICE_X64Y64.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000049f
    SLICE_X64Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000077a
    SLICE_X64Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000497
    SLICE_X64Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000776
    SLICE_X64Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000048f
    SLICE_X64Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000772
    SLICE_X64Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000487
    SLICE_X64Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000076e
    SLICE_X64Y68.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000485
    SLICE_X56Y64.D4      net (fanout=28)       1.433   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000023
    SLICE_X56Y64.COUT    Topcyd                0.261   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000581
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e0
    SLICE_X56Y65.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079a
    SLICE_X56Y65.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d8
    SLICE_X56Y66.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000796
    SLICE_X56Y66.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004d0
    SLICE_X56Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000792
    SLICE_X56Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c8
    SLICE_X56Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078e
    SLICE_X56Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004c0
    SLICE_X56Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000078a
    SLICE_X56Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b8
    SLICE_X56Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000786
    SLICE_X56Y70.AMUX    Tcina                 0.202   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004b6
    SLICE_X58Y66.B2      net (fanout=28)       1.327   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000024
    SLICE_X58Y66.COUT    Topcyb                0.375   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000566
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000511
    SLICE_X58Y67.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007b2
    SLICE_X58Y67.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000509
    SLICE_X58Y68.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ae
    SLICE_X58Y68.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000501
    SLICE_X58Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007aa
    SLICE_X58Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f9
    SLICE_X58Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a6
    SLICE_X58Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004f1
    SLICE_X58Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007a2
    SLICE_X58Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e9
    SLICE_X58Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig0000079e
    SLICE_X58Y72.AMUX    Tcina                 0.177   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk000004e7
    SLICE_X50Y68.C5      net (fanout=1)        0.871   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000025
    SLICE_X50Y68.COUT    Topcyc                0.295   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000804
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000054a
    SLICE_X50Y69.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007f0
    SLICE_X50Y69.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000542
    SLICE_X50Y70.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007ec
    SLICE_X50Y70.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000053a
    SLICE_X50Y71.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e8
    SLICE_X50Y71.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000532
    SLICE_X50Y72.CIN     net (fanout=1)        0.082   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e5
    SLICE_X50Y72.COUT    Tbyp                  0.076   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000052a
    SLICE_X50Y73.CIN     net (fanout=1)        0.003   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007e1
    SLICE_X50Y73.CMUX    Tcinc                 0.272   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig000007dd
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk00000522
    SLICE_X49Y75.C1      net (fanout=1)        0.847   Buf_SigProcs_inst/ChB_Power_inst/float_div/sig00000029
    SLICE_X49Y75.CLK     Tas                   0.322   Buf_SigProcs_inst/ChB_Power_inst/sqrtIn<19>
                                                       Buf_SigProcs_inst/ChB_Power_inst/float_div/blk0000083e
                                                       Buf_SigProcs_inst/ChB_Power_inst/sqrtIn_19
    -------------------------------------------------  ---------------------------
    Total                                     78.214ns (28.222ns logic, 49.992ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/cnt_7 (SLICE_X69Y136.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/BLR_ADJ/rd (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/cnt_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.343ns (Levels of Logic = 1)
  Clock Path Skew:      2.192ns (3.294 - 1.102)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/BLR_ADJ/rd to Buf_SigProcs_inst/Circular_Buffer/cnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y126.CQ     Tcko                  0.421   Buf_SigProcs_inst/BLR_ADJ/rd
                                                       Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X68Y139.D5     net (fanout=6)        1.290   Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X68Y139.DMUX   Tilo                  0.246   Buf_SigProcs_inst/Circular_Buffer/sp_adr<7>
                                                       Buf_SigProcs_inst/Circular_Buffer/_n0146_inv1
    SLICE_X69Y136.CE     net (fanout=11)       0.487   Buf_SigProcs_inst/Circular_Buffer/_n0146_inv
    SLICE_X69Y136.CLK    Tckce       (-Th)     0.101   Buf_SigProcs_inst/Circular_Buffer/cnt<15>
                                                       Buf_SigProcs_inst/Circular_Buffer/cnt_7
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (0.566ns logic, 1.777ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/cnt_15 (SLICE_X69Y136.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/BLR_ADJ/rd (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.363ns (Levels of Logic = 1)
  Clock Path Skew:      2.192ns (3.294 - 1.102)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/BLR_ADJ/rd to Buf_SigProcs_inst/Circular_Buffer/cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y126.CQ     Tcko                  0.421   Buf_SigProcs_inst/BLR_ADJ/rd
                                                       Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X68Y139.D5     net (fanout=6)        1.290   Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X68Y139.DMUX   Tilo                  0.246   Buf_SigProcs_inst/Circular_Buffer/sp_adr<7>
                                                       Buf_SigProcs_inst/Circular_Buffer/_n0146_inv1
    SLICE_X69Y136.CE     net (fanout=11)       0.487   Buf_SigProcs_inst/Circular_Buffer/_n0146_inv
    SLICE_X69Y136.CLK    Tckce       (-Th)     0.081   Buf_SigProcs_inst/Circular_Buffer/cnt<15>
                                                       Buf_SigProcs_inst/Circular_Buffer/cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (0.586ns logic, 1.777ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/cnt_11 (SLICE_X69Y136.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Buf_SigProcs_inst/BLR_ADJ/rd (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/cnt_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 1)
  Clock Path Skew:      2.192ns (3.294 - 1.102)
  Source Clock:         clk rising at 100.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 100.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Buf_SigProcs_inst/BLR_ADJ/rd to Buf_SigProcs_inst/Circular_Buffer/cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y126.CQ     Tcko                  0.421   Buf_SigProcs_inst/BLR_ADJ/rd
                                                       Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X68Y139.D5     net (fanout=6)        1.290   Buf_SigProcs_inst/BLR_ADJ/rd
    SLICE_X68Y139.DMUX   Tilo                  0.246   Buf_SigProcs_inst/Circular_Buffer/sp_adr<7>
                                                       Buf_SigProcs_inst/Circular_Buffer/_n0146_inv1
    SLICE_X69Y136.CE     net (fanout=11)       0.487   Buf_SigProcs_inst/Circular_Buffer/_n0146_inv
    SLICE_X69Y136.CLK    Tckce       (-Th)     0.073   Buf_SigProcs_inst/Circular_Buffer/cnt<15>
                                                       Buf_SigProcs_inst/Circular_Buffer/cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (0.594ns logic, 1.777ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y64.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X1Y70.CLKB
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Buf_SigProcs_inst/Fast_FIFO_ChCD/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y58.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCLK_N = PERIOD TIMEGRP "DCLK_N" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCLK_N = PERIOD TIMEGRP "DCLK_N" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_p
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCLK_P = PERIOD TIMEGRP "DCLK_P" 2 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCLK_P = PERIOD TIMEGRP "DCLK_P" 2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO2_dclkn/I
  Location pin: BUFIO2_X4Y27.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/I
  Location pin: BUFIO2_X4Y26.I
  Clock network: ADC_des_inst/iob_clk/dclk_dly_p
--------------------------------------------------------------------------------
Slack: 1.075ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Logical resource: ADC_des_inst/iob_clk/BUFIO_2CLK_dclkp/IB
  Location pin: BUFIO2_X4Y26.IB
  Clock network: ADC_des_inst/iob_clk/dclk_dly_n
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_n = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_n"         TS_DCLK_N HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP 
"ADC_des_inst_iob_clk_x1GCLK"         TS_DCLK_N * 4 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK = PERIOD TIMEGRP "ADC_des_inst_iob_clk_x1GCLK"
        TS_DCLK_N * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y78.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y76.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y72.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_p = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_p"         TS_DCLK_N HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_n_0 = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_n_0"         TS_DCLK_P HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP         
"ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;

 18154 paths analyzed, 11102 endpoints analyzed, 16 failing endpoints
 16 timing errors detected. (16 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.670ns.
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_4 (SLICE_X96Y150.CE), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.447ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.606 - 0.794)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X102Y182.B4    net (fanout=5)        2.847   Dout_deser<11>
    SLICE_X102Y182.CMUX  Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C5    net (fanout=1)        0.752   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C5    net (fanout=1)        0.325   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y168.C6    net (fanout=1)        0.954   N95
    SLICE_X101Y168.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C5     net (fanout=3)        1.511   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C      Tilo                  0.259   Buf_SigProcs_inst/Trigger/n002121
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X96Y150.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X96Y150.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_4
    -------------------------------------------------  ---------------------------
    Total                                      9.447ns (2.669ns logic, 6.778ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.442ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.606 - 0.794)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X102Y182.B4    net (fanout=5)        2.847   Dout_deser<11>
    SLICE_X102Y182.CMUX  Topbc                 0.508   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lut<5>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C5    net (fanout=1)        0.752   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C5    net (fanout=1)        0.325   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y168.C6    net (fanout=1)        0.954   N95
    SLICE_X101Y168.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C5     net (fanout=3)        1.511   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C      Tilo                  0.259   Buf_SigProcs_inst/Trigger/n002121
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X96Y150.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X96Y150.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_4
    -------------------------------------------------  ---------------------------
    Total                                      9.442ns (2.664ns logic, 6.778ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.583ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.360ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.606 - 0.794)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X102Y182.B5    net (fanout=5)        2.760   Dout_deser<10>
    SLICE_X102Y182.CMUX  Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C5    net (fanout=1)        0.752   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C5    net (fanout=1)        0.325   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y168.C6    net (fanout=1)        0.954   N95
    SLICE_X101Y168.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C5     net (fanout=3)        1.511   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C      Tilo                  0.259   Buf_SigProcs_inst/Trigger/n002121
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X96Y150.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X96Y150.CLK    Tceck                 0.335   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_4
    -------------------------------------------------  ---------------------------
    Total                                      9.360ns (2.669ns logic, 6.691ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_7 (SLICE_X96Y150.CE), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.427ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.606 - 0.794)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X102Y182.B4    net (fanout=5)        2.847   Dout_deser<11>
    SLICE_X102Y182.CMUX  Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C5    net (fanout=1)        0.752   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C5    net (fanout=1)        0.325   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y168.C6    net (fanout=1)        0.954   N95
    SLICE_X101Y168.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C5     net (fanout=3)        1.511   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C      Tilo                  0.259   Buf_SigProcs_inst/Trigger/n002121
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X96Y150.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X96Y150.CLK    Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.427ns (2.649ns logic, 6.778ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.422ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.606 - 0.794)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X102Y182.B4    net (fanout=5)        2.847   Dout_deser<11>
    SLICE_X102Y182.CMUX  Topbc                 0.508   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lut<5>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C5    net (fanout=1)        0.752   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C5    net (fanout=1)        0.325   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y168.C6    net (fanout=1)        0.954   N95
    SLICE_X101Y168.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C5     net (fanout=3)        1.511   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C      Tilo                  0.259   Buf_SigProcs_inst/Trigger/n002121
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X96Y150.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X96Y150.CLK    Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.422ns (2.644ns logic, 6.778ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.340ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.606 - 0.794)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X102Y182.B5    net (fanout=5)        2.760   Dout_deser<10>
    SLICE_X102Y182.CMUX  Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C5    net (fanout=1)        0.752   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C5    net (fanout=1)        0.325   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y168.C6    net (fanout=1)        0.954   N95
    SLICE_X101Y168.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C5     net (fanout=3)        1.511   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C      Tilo                  0.259   Buf_SigProcs_inst/Trigger/n002121
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X96Y150.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X96Y150.CLK    Tceck                 0.315   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_7
    -------------------------------------------------  ---------------------------
    Total                                      9.340ns (2.649ns logic, 6.691ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Trigger/count_6 (SLICE_X96Y150.CE), 140 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.426ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.606 - 0.794)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X102Y182.B4    net (fanout=5)        2.847   Dout_deser<11>
    SLICE_X102Y182.CMUX  Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C5    net (fanout=1)        0.752   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C5    net (fanout=1)        0.325   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y168.C6    net (fanout=1)        0.954   N95
    SLICE_X101Y168.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C5     net (fanout=3)        1.511   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C      Tilo                  0.259   Buf_SigProcs_inst/Trigger/n002121
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X96Y150.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X96Y150.CLK    Tceck                 0.314   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_6
    -------------------------------------------------  ---------------------------
    Total                                      9.426ns (2.648ns logic, 6.778ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.421ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.606 - 0.794)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q1    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X102Y182.B4    net (fanout=5)        2.847   Dout_deser<11>
    SLICE_X102Y182.CMUX  Topbc                 0.508   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lut<5>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C5    net (fanout=1)        0.752   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C5    net (fanout=1)        0.325   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y168.C6    net (fanout=1)        0.954   N95
    SLICE_X101Y168.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C5     net (fanout=3)        1.511   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C      Tilo                  0.259   Buf_SigProcs_inst/Trigger/n002121
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X96Y150.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X96Y150.CLK    Tceck                 0.314   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_6
    -------------------------------------------------  ---------------------------
    Total                                      9.421ns (2.643ns logic, 6.778ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr (FF)
  Destination:          Buf_SigProcs_inst/Trigger/count_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      9.339ns (Levels of Logic = 5)
  Clock Path Skew:      -0.188ns (0.606 - 0.794)
  Source Clock:         gclk0 rising at 0.000ns
  Destination Clock:    gclk0 rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr to Buf_SigProcs_inst/Trigger/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X22Y175.Q2    Tiscko_Q              0.785   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data1/ISERDES2_mstr
    SLICE_X102Y182.B5    net (fanout=5)        2.760   Dout_deser<10>
    SLICE_X102Y182.CMUX  Topbc                 0.513   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_lutdi5
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C5    net (fanout=1)        0.752   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<6>
    SLICE_X101Y178.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C5    net (fanout=1)        0.325   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[63]_LessThan_2_o_cy<7>
    SLICE_X101Y177.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/Mcompar_THRESHOLD[15]_DATAIN[15]_LessThan_8_o_cy<7>
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o_SW1
    SLICE_X101Y168.C6    net (fanout=1)        0.954   N95
    SLICE_X101Y168.C     Tilo                  0.259   Buf_SigProcs_inst/Trigger/int_trig
                                                       Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C5     net (fanout=3)        1.511   Buf_SigProcs_inst/Trigger/THRESHOLD[15]_THRESHOLD[15]_OR_83_o
    SLICE_X97Y150.C      Tilo                  0.259   Buf_SigProcs_inst/Trigger/n002121
                                                       Buf_SigProcs_inst/Trigger/_n0108_inv1
    SLICE_X96Y150.CE     net (fanout=4)        0.389   Buf_SigProcs_inst/Trigger/_n0108_inv
    SLICE_X96Y150.CLK    Tceck                 0.314   Buf_SigProcs_inst/Trigger/count<7>
                                                       Buf_SigProcs_inst/Trigger/count_6
    -------------------------------------------------  ---------------------------
    Total                                      9.339ns (2.648ns logic, 6.691ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        "ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram32/A (SLICE_X100Y180.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram32/A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.740ns (Levels of Logic = 0)
  Clock Path Skew:      2.386ns (3.391 - 1.005)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram32/A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y172.Q1    Tiscko_Q              0.739   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
    SLICE_X100Y180.DX    net (fanout=5)        2.093   Dout_deser<7>
    SLICE_X100Y180.CLK   Tdh         (-Th)     0.092   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N68
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram32/A
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.647ns logic, 2.093ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram32/B (SLICE_X100Y180.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram32/B (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.740ns (Levels of Logic = 0)
  Clock Path Skew:      2.386ns (3.391 - 1.005)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram32/B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y172.Q1    Tiscko_Q              0.739   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
    SLICE_X100Y180.DX    net (fanout=5)        2.093   Dout_deser<7>
    SLICE_X100Y180.CLK   Tdh         (-Th)     0.092   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N68
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram32/B
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.647ns logic, 2.093ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram32/C (SLICE_X100Y180.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv (FF)
  Destination:          Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram32/C (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.740ns (Levels of Logic = 0)
  Clock Path Skew:      2.386ns (3.391 - 1.005)
  Source Clock:         gclk0 rising at 8.000ns
  Destination Clock:    Buf_SigProcs_inst/Circular_Buffer/clk rising at 8.000ns
  Clock Uncertainty:    0.285ns

  Clock Uncertainty:          0.285ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv to Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram32/C
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X33Y172.Q1    Tiscko_Q              0.739   ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
                                                       ADC_des_inst/sync_and_deser_x4CH/data_chD/deser_data0/ISERDES2_slv
    SLICE_X100Y180.DX    net (fanout=5)        2.093   Dout_deser<7>
    SLICE_X100Y180.CLK   Tdh         (-Th)     0.092   Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/N68
                                                       Buf_SigProcs_inst/Circular_Buffer/Buffer_ChD/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram32/C
    -------------------------------------------------  ---------------------------
    Total                                      2.740ns (0.647ns logic, 2.093ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_des_inst_iob_clk_x1GCLK_0 = PERIOD TIMEGRP
        "ADC_des_inst_iob_clk_x1GCLK_0" TS_DCLK_P * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y78.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y76.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: Buf_SigProcs_inst/ila_trig8_fast_inst/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X2Y72.CLKB
  Clock network: gclk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_des_inst_iob_dclk_p_0 = PERIOD TIMEGRP 
"ADC_des_inst_iob_dclk_p_0"         TS_DCLK_P HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 6 ns BEFORE COMP "Ethernet_Lite_RX_CLK";

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.081ns.
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (ILOGIC_X0Y109.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RX_ER (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RX_ER to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R4.I                 Tiopi                 0.887   Ethernet_Lite_RX_ER
                                                       Ethernet_Lite_RX_ER
                                                       Ethernet_Lite_RX_ER_IBUF
                                                       ProtoComp1177.IMUX.4
    ILOGIC_X0Y109.D      net (fanout=1)        0.186   Ethernet_Lite_RX_ER_IBUF
    ILOGIC_X0Y109.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_er_reg
                                                       ProtoComp1333.D2OFFBYP_SRC
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.RER_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1177.IMUX.14
    ILOGIC_X0Y109.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (ILOGIC_X0Y101.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RXD<1> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RXD<1> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P3.I                 Tiopi                 0.887   Ethernet_Lite_RXD<1>
                                                       Ethernet_Lite_RXD<1>
                                                       Ethernet_Lite_RXD_1_IBUF
                                                       ProtoComp1177.IMUX.11
    ILOGIC_X0Y101.D      net (fanout=1)        0.186   Ethernet_Lite_RXD_1_IBUF
    ILOGIC_X0Y101.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<1>
                                                       ProtoComp1333.D2OFFBYP_SRC.3
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[1].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1177.IMUX.14
    ILOGIC_X0Y101.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (ILOGIC_X0Y103.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.919ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               Ethernet_Lite_RXD<3> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Requirement:          6.000ns
  Data Path Delay:      1.830ns (Levels of Logic = 2)
  Clock Path Delay:     1.774ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: Ethernet_Lite_RXD<3> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 0.887   Ethernet_Lite_RXD<3>
                                                       Ethernet_Lite_RXD<3>
                                                       Ethernet_Lite_RXD_3_IBUF
                                                       ProtoComp1177.IMUX.13
    ILOGIC_X0Y103.D      net (fanout=1)        0.186   Ethernet_Lite_RXD_3_IBUF
    ILOGIC_X0Y103.CLK0   Tidock                0.757   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<3>
                                                       ProtoComp1333.D2OFFBYP_SRC.5
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.830ns (1.644ns logic, 0.186ns route)
                                                       (89.8% logic, 10.2% route)

  Minimum Clock Path at Fast Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[3].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 0.763   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1177.IMUX.14
    ILOGIC_X0Y103.CLK0   net (fanout=16)       1.011   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      1.774ns (0.763ns logic, 1.011ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 6 ns BEFORE COMP "Ethernet_Lite_RX_CLK";
--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (ILOGIC_X0Y98.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.392ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RXD<0> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.740ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RXD<0> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T9.I                 Tiopi                 1.126   Ethernet_Lite_RXD<0>
                                                       Ethernet_Lite_RXD<0>
                                                       Ethernet_Lite_RXD_0_IBUF
                                                       ProtoComp1177.IMUX.10
    ILOGIC_X0Y98.D       net (fanout=1)        0.171   Ethernet_Lite_RXD_0_IBUF
    ILOGIC_X0Y98.CLK0    Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<0>
                                                       ProtoComp1333.D2OFFBYP_SRC.2
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[0].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1177.IMUX.14
    ILOGIC_X0Y98.CLK0    net (fanout=16)       2.430   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (1.310ns logic, 2.430ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (ILOGIC_X0Y106.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.390ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RX_DV (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.738ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RX_DV to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N7.I                 Tiopi                 1.126   Ethernet_Lite_RX_DV
                                                       Ethernet_Lite_RX_DV
                                                       Ethernet_Lite_RX_DV_IBUF
                                                       ProtoComp1177.IMUX.5
    ILOGIC_X0Y106.D      net (fanout=1)        0.171   Ethernet_Lite_RX_DV_IBUF
    ILOGIC_X0Y106.CLK0   Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_dv_reg
                                                       ProtoComp1333.D2OFFBYP_SRC.1
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN2.DVD_FF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1177.IMUX.14
    ILOGIC_X0Y106.CLK0   net (fanout=16)       2.428   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.310ns logic, 2.428ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (ILOGIC_X0Y100.D), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -1.390ns (data path - clock path + uncertainty)
  Source:               Ethernet_Lite_RXD<2> (PAD)
  Destination:          mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I (FF)
  Destination Clock:    mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF rising at 0.000ns
  Data Path Delay:      2.323ns (Levels of Logic = 2)
  Clock Path Delay:     3.738ns (Levels of Logic = 1)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: Ethernet_Lite_RXD<2> to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P1.I                 Tiopi                 1.126   Ethernet_Lite_RXD<2>
                                                       Ethernet_Lite_RXD<2>
                                                       Ethernet_Lite_RXD_2_IBUF
                                                       ProtoComp1177.IMUX.12
    ILOGIC_X0Y100.D      net (fanout=1)        0.171   Ethernet_Lite_RXD_2_IBUF
    ILOGIC_X0Y100.CLK0   Tiockd      (-Th)    -1.026   mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_rx_data_reg<2>
                                                       ProtoComp1333.D2OFFBYP_SRC.4
                                                       mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      2.323ns (2.152ns logic, 0.171ns route)
                                                       (92.6% logic, 7.4% route)

  Maximum Clock Path at Slow Process Corner: Ethernet_Lite_RX_CLK to mb_system_i/Ethernet_Lite/Ethernet_Lite/IOFFS_GEN[2].RX_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V4.I                 Tiopi                 1.310   Ethernet_Lite_RX_CLK
                                                       Ethernet_Lite_RX_CLK
                                                       mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
                                                       ProtoComp1177.IMUX.14
    ILOGIC_X0Y100.CLK0   net (fanout=16)       2.428   mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF
    -------------------------------------------------  ---------------------------
    Total                                      3.738ns (1.310ns logic, 2.428ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|     12.592ns|            0|            3|            0|       741050|
| TS_mb_system_i_clock_generator|     10.000ns|     12.592ns|          N/A|            3|            0|       741050|            0|
| _0_clock_generator_0_SIG_PLL0_|             |             |             |             |             |             |             |
| CLKOUT2                       |             |             |             |             |             |             |             |
| TS_mb_system_i_clk_600_0000MHz|      1.667ns|      1.249ns|          N/A|            0|            0|            0|            0|
| PLL0_nobuf                    |             |             |             |             |             |             |             |
| TS_mb_system_i_clk_600_0000MHz|      1.667ns|      1.249ns|          N/A|            0|            0|            0|            0|
| 180PLL0_nobuf                 |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DCLK_N
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DCLK_N                      |      2.000ns|      0.925ns|      0.781ns|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_dclk_n    |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_clk_x1GCLK|      8.000ns|      3.124ns|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_dclk_p    |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DCLK_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DCLK_P                      |      2.000ns|      0.925ns|      2.418ns|            0|           16|            0|        18154|
| TS_ADC_des_inst_iob_dclk_n_0  |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_ADC_des_inst_iob_clk_x1GCLK|      8.000ns|      9.670ns|          N/A|           16|            0|        18154|            0|
| _0                            |             |             |             |             |             |             |             |
| TS_ADC_des_inst_iob_dclk_p_0  |      2.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Ethernet_Lite_RX_CLK
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+
                    |Max Setup to|  Process   |Max Hold to |  Process   |                                         | Clock  |
Source              | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)                        | Phase  |
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+
Ethernet_Lite_RXD<0>|    0.050(R)|      FAST  |    1.442(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<1>|    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<2>|    0.052(R)|      FAST  |    1.440(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RXD<3>|    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RX_DV |    0.052(R)|      FAST  |    1.440(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
Ethernet_Lite_RX_ER |    0.081(R)|      FAST  |    1.379(R)|      SLOW  |mb_system_i/Ethernet_Lite/PHY_rx_clk_IBUF|   0.000|
--------------------+------------+------------+------------+------------+-----------------------------------------+--------+

Clock Ethernet_Lite_TX_CLK to Pad
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+
                    |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                                                    | Clock  |
Destination         |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)                                   | Phase  |
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+
Ethernet_Lite_TXD<0>|         8.849(F)|      SLOW  |         4.841(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<1>|         8.916(F)|      SLOW  |         4.870(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<2>|         6.949(F)|      SLOW  |         3.993(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TXD<3>|         6.949(F)|      SLOW  |         3.993(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
Ethernet_Lite_TX_EN |         7.209(F)|      SLOW  |         3.692(F)|      FAST  |mb_system_i/Ethernet_Lite/Ethernet_Lite/phy_tx_clk_i|  14.000|
--------------------+-----------------+------------+-----------------+------------+----------------------------------------------------+--------+

Clock to Setup on destination clock CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |   12.592|         |         |         |
Ethernet_Lite_RX_CLK|         |    3.266|         |         |
Ethernet_Lite_TX_CLK|    5.285|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_10MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   78.493|         |         |         |
DCLK_N         |    7.969|         |         |         |
DCLK_P         |    7.969|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   11.728|         |         |         |
DCLK_N         |    9.670|         |         |         |
DCLK_P         |    9.670|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_10MHz      |   11.728|         |         |         |
DCLK_N         |    9.670|         |         |         |
DCLK_P         |    9.670|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_RX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |   11.294|         |    4.633|         |
Ethernet_Lite_RX_CLK|         |         |    3.868|    3.718|
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Ethernet_Lite_TX_CLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
CLK                 |    6.003|         |    8.701|         |
Ethernet_Lite_TX_CLK|    3.902|         |    5.052|         |
--------------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 19  Score: 32718  (Setup/Max: 32718, Hold: 0)

Constraints cover 10374920138347719000000000000000000000000000000000 paths, 2 nets, and 101501 connections

Design statistics:
   Minimum period:  78.493ns{1}   (Maximum frequency:  12.740MHz)
   Maximum path delay from/to any node:   6.873ns
   Maximum net skew:   2.755ns
   Minimum input required time before clock:   0.081ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 21 14:42:20 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 590 MB



