Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sat Sep 30 03:48:29 2017
| Host         : Berna running 64-bit major release  (build 9200)
| Command      : report_methodology -file ios_methodology_drc_routed.rpt -rpx ios_methodology_drc_routed.rpx
| Design       : ios
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 8
+--------+----------+------------------------------------------+------------+
| Rule   | Severity | Description                              | Violations |
+--------+----------+------------------------------------------+------------+
| XDCH-2 | Warning  | Same min and max delay values on IO port | 8          |
+--------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of -2.000 ns has been defined on port 'led_pins[0]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk_pin] -max -add_delay -2.000 [get_ports {led_pins[*]}]
C:/xup/fpga_flow/2016_2_zynq_labs/lab5/lab5.srcs/constrs_1/new/uart_led_Zybo.xdc (Line: 38)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of -2.000 ns has been defined on port 'led_pins[1]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk_pin] -max -add_delay -2.000 [get_ports {led_pins[*]}]
C:/xup/fpga_flow/2016_2_zynq_labs/lab5/lab5.srcs/constrs_1/new/uart_led_Zybo.xdc (Line: 38)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of -2.000 ns has been defined on port 'led_pins[2]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk_pin] -max -add_delay -2.000 [get_ports {led_pins[*]}]
C:/xup/fpga_flow/2016_2_zynq_labs/lab5/lab5.srcs/constrs_1/new/uart_led_Zybo.xdc (Line: 38)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of -2.000 ns has been defined on port 'led_pins[3]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk_pin] -max -add_delay -2.000 [get_ports {led_pins[*]}]
C:/xup/fpga_flow/2016_2_zynq_labs/lab5/lab5.srcs/constrs_1/new/uart_led_Zybo.xdc (Line: 38)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of -2.000 ns has been defined on port 'led_pins[4]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk_pin] -max -add_delay -2.000 [get_ports {led_pins[*]}]
C:/xup/fpga_flow/2016_2_zynq_labs/lab5/lab5.srcs/constrs_1/new/uart_led_Zybo.xdc (Line: 38)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of -2.000 ns has been defined on port 'led_pins[5]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk_pin] -max -add_delay -2.000 [get_ports {led_pins[*]}]
C:/xup/fpga_flow/2016_2_zynq_labs/lab5/lab5.srcs/constrs_1/new/uart_led_Zybo.xdc (Line: 38)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of -2.000 ns has been defined on port 'led_pins[6]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk_pin] -max -add_delay -2.000 [get_ports {led_pins[*]}]
C:/xup/fpga_flow/2016_2_zynq_labs/lab5/lab5.srcs/constrs_1/new/uart_led_Zybo.xdc (Line: 38)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of -2.000 ns has been defined on port 'led_pins[7]' relative to clock clk_pin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock [get_clocks clk_pin] -max -add_delay -2.000 [get_ports {led_pins[*]}]
C:/xup/fpga_flow/2016_2_zynq_labs/lab5/lab5.srcs/constrs_1/new/uart_led_Zybo.xdc (Line: 38)
Related violations: <none>


