
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
Options:	-stylus 
Date:		Fri Aug  1 10:55:05 2025
Host:		coe-ece-taco (x86_64 w/Linux 4.18.0-553.58.1.el8_10.x86_64) (56cores*112cpus*Intel(R) Xeon(R) w9-3495X 107520KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[10:55:05.445313] Configured Lic search path (21.01-s002): 5280@renoir.engr.ucdavis.edu

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Create and set the environment variable TMPDIR to /tmp/innovus_temp_2496899_coe-ece-taco_lunayang_rVDkVs.

Change the soft stacksize limit to 0.2%RAM (255 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

@innovus 1> gui_select -point {0.09600 0.05600}
@innovus 2> source init.tcl 
#@ Begin verbose source (pre): source init.tcl 
@@file 1: set_db init_power_nets VDD
@@file 2: set_db init_ground_nets VSS
@@file 3: read_mmmc top.mmmc
#@ Begin verbose source top.mmmc (pre)
@file 1: # Version:1.0 MMMC View Definition File
@file 2: # Do Not Remove Above Line
@file 3:
@file 4: # Library sets
@@file 5: create_library_set -name nangate_libset_fast \
   -timing \
    [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_fast_ccs.lib]
@file 8:
@@file 9: create_library_set -name nangate_libset_typical \
   -timing \
    [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_typical_ccs.lib]
@file 12:
@@file 13: create_library_set -name nangate_libset_worst \
   -timing \
    [list /home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_worst_low_ccs.lib]
@file 16:
@file 17: # Timing conditions
@@file 18: create_timing_condition -name nangate_tc_fast \
   -library_sets [list nangate_libset_fast]
@file 20:
@@file 21: create_timing_condition -name nangate_tc_typical \
   -library_sets [list nangate_libset_typical]
@file 23:
@@file 24: create_timing_condition -name nangate_tc_worst \
   -library_sets [list nangate_libset_worst]
@file 26:
@file 27: # RC corner
@@file 28: create_rc_corner -name nangate_rc_typical \
   -pre_route_res 1 \
   -post_route_res 1 \
   -pre_route_cap 1 \
   -post_route_cap 1 \
   -post_route_cross_cap 1 \
   -pre_route_clock_res 0 \
   -pre_route_clock_cap 0
@file 36:
@file 37: # Delay corners
@@file 38: create_delay_corner -name nangate_delay_corner_fast \
   -timing_condition nangate_tc_fast \
   -rc_corner nangate_rc_typical
@file 41:
@@file 42: create_delay_corner -name nangate_delay_corner_typical \
   -timing_condition nangate_tc_typical \
   -rc_corner nangate_rc_typical
@file 45:
@@file 46: create_delay_corner -name nangate_delay_corner_worst \
   -timing_condition nangate_tc_worst \
   -rc_corner nangate_rc_typical
@file 49:
@file 50: # Constraint mode
@@file 51: create_constraint_mode -name nangate_constraint_mode \
   -sdc_files [list top.sdc]
@file 53:
@file 54: # Analysis views
@@file 55: create_analysis_view -name nangate_view_setup \
   -constraint_mode nangate_constraint_mode \
   -delay_corner nangate_delay_corner_worst
@file 58:
@@file 59: create_analysis_view -name nangate_view_hold \
   -constraint_mode nangate_constraint_mode \
   -delay_corner nangate_delay_corner_fast
@file 62:
@file 63: # Set analysis views
@@file 64: set_analysis_view -setup [list nangate_view_setup] -hold [list nangate_view_hold]
@file 65:
#@ End verbose source top.mmmc
Reading nangate_libset_worst timing library '/home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_worst_low_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
Reading nangate_libset_fast timing library '/home/lunayang/Documents/Many-Core-SIMD-Research/lib/NangateOpenCellLibrary_fast_ccs.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
@@file 4: read_physical -lef ../lef/NangateOpenCellLibrary.lef

Loading LEF file ../lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

##  Check design process and node:  
##  Both design process and tech node are not set.

@@file 5: read_netlist top.vg
#% Begin Load netlist data ... (date=08/01 10:55:34, mem=1032.0M)
*** Begin netlist parsing (mem=1117.1M) ***
Created 134 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'top.vg'

*** Memory Usage v#1 (Current mem = 1142.090M, initial mem = 503.027M) ***
*** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1142.1M) ***
#% End Load netlist data ... (date=08/01 10:55:34, total cpu=0:00:00.2, real=0:00:00.0, peak res=1064.5M, current mem=1064.5M)
Top level cell is top.
Hooked 268 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 46904 stdCell insts.

*** Memory Usage v#1 (Current mem = 1214.004M, initial mem = 503.027M) ***
@@file 6: init_design
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: nangate_view_setup
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: nangate_view_hold
    RC-Corner Name        : nangate_rc_typical
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file 'top.sdc' ...
Current (total cpu=0:00:16.2, real=0:00:30.0, peak res=1389.1M, current mem=1389.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File top.sdc, Line 8).

**WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File top.sdc, Line 204).

INFO (CTE): Reading of timing constraints file top.sdc completed, with 2 WARNING
WARNING (CTE-25): Line: 9 of File top.sdc : Skipped unsupported command: set_max_area


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1408.7M, current mem=1408.7M)
Current (total cpu=0:00:16.3, real=0:00:30.0, peak res=1408.7M, current mem=1408.7M)
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
@@file 7: set_io_flow_flag 0
@@file 8: create_floorplan -site FreePDK45_38x28_10R_NP_162NW_34O -core_density_size 0.998244226723 0.699994 10.0 10.0 10.0 10.0
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :10.07
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.08
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :10.07
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.08
Adjusting core size to PlacementGrid : width :373.16 height : 372.4
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
#@ End verbose source: init.tcl
@innovus 3> set_db finish_floorplan_active_objs {core macro} ; set_db finish_floorplan_drc_region_objs {macro macro_halo hard_blockage min_gap core_spacing} ; set_db finish_floorplan_add_blockage_direction xy ; set_db finish_floorplan_override false
@innovus 4> finish_floorplan -auto_halo
Start automatic macro halo creation ...
Done automatic macro halo creation.
*** Done finish_floorplan, (cpu = 0:00:00.0, mem = 1535.0M, mem_delta = 0.0M) ***
@innovus 5> gui_select -point {0.03800 0.02100}
@innovus 6> check_floorplan -place -power_domain -feed_through -partition_clone -report_density -multi_layer_pin -partition_in_partition -bus_guide -out_file top.checkFPlan
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....
Checking core/die box is on Grid.....
Checking snap rule ......
Checking Row is on grid......
Checking AreaIO row.....
Checking row out of die ...
Checking routing blockage.....
Checking components.....
Checking IO Pads out of die...
Checking constraints (guide/region/fence).....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
Checking multi-layer pins......
Checking alignment of partition and clones......
Calling CheckPlace .....
Estimated cell power/ground rail width = 0.175 um
Begin checking placement ... (start mem=2149.1M, init mem=2287.7M)
*info: Placed = 0             
*info: Unplaced = 46904       
Placement Density:69.98%(97247/138965)
Placement Density (including fixed std cells):69.98%(97247/138965)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2295.7M)
Calling VerifyPowerDomain .....

Reporting Utilizations.....

Core utilization  = 69.979748
Effective Utilizations
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
Average module density = 0.700.
Density for the design = 0.700.
       = stdcell_area 365591 sites (97247 um^2) / alloc_area 522424 sites (138965 um^2).
Pin Density = 0.3649.
            = total # of pins 190614 / total area 522424.
Check bus guide ......

Checking Partition Overlapping relations .....
*** Message Summary: 0 warning(s), 0 error(s)

@innovus 7> check_timing_library_consistency

Checking the Library binding for instance in active view 'nangate_view_setup'
Pass. All instances have library definition in view 'nangate_view_setup'
Checking the Library binding for instance in active view 'nangate_view_hold'
Pass. All instances have library definition in view 'nangate_view_hold'
@innovus 8> delete_global_net_connections 
@innovus 9> connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name * -hinst {}
@innovus 10> connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name * -hinst {}

@innovus 11> connect_global_net VSS -type tie_lo -pin_base_name VSS -inst_base_name * -hinst {}
@innovus 12> connect_global_net VDD -type tie_hi -pin_base_name VDD -inst_base_name * -hinst {}
@innovus 13> set_db add_rings_target default ; set_db add_rings_extend_over_row 0 ; set_db add_rings_ignore_rows 0 ; set_db add_rings_avoid_short 0 ; set_db add_rings_skip_shared_inner_ring none ; set_db add_rings_stacked_via_top_layer metal10 ; set_db add_rings_stacked_via_bottom_layer metal1 ; set_db add_rings_via_using_exact_crossover_size 1 ; set_db add_rings_orthogonal_only true ; set_db add_rings_skip_via_on_pin {  standardcell } ; set_db add_rings_skip_via_on_wire_shape {  noshape }

The ring targets are set to core/block ring wires.
add_rings command will disallow rings to go over rows.
add_rings command will consider rows while creating rings.
add_rings command will ignore shorts while creating rings.
1 noshape
@innovus 14> gui_select -point {394.66700 121.87100}
@innovus 15> add_rings -nets {VSS VDD} -type core_rings -follow core -layer {top metal9 bottom metal9 left metal10 right metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.5 bottom 1.5 left 1.5 right 1.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid none

#% Begin add_rings (date=08/01 11:02:11, mem=1700.2M)


viaInitial starts at Fri Aug  1 11:02:11 2025
viaInitial ends at Fri Aug  1 11:02:11 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2299.9M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        4       |       NA       |
|  via9  |        8       |        0       |
| metal10|        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=08/01 11:02:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1703.5M, current mem=1703.5M)
@innovus 16> set_db add_stripes_ignore_drc 1 

add_stripes will ignore design rule checking when generating stripes.
1 true
@innovus 17> set_db generate_special_via_ignore_drc 1

Setting generate_special_via_ignore_drc to 1. ViaGen will skip DRC check while creating vias.
1 true
@innovus 18> gui_select -point {1.07200 399.17650}
@innovus 19> set_db add_stripes_ignore_block_check false ; set_db add_stripes_break_at none ; set_db add_stripes_route_over_rows_only false ; set_db add_stripes_rows_without_stripes_only false ; set_db add_stripes_extend_to_closest_target none ; set_db add_stripes_stop_at_last_wire_for_area false ; set_db add_stripes_partial_set_through_domain false ; set_db add_stripes_ignore_non_default_domains false ; set_db add_stripes_trim_antenna_back_to_shape none ; set_db add_stripes_spacing_type edge_to_edge ; set_db add_stripes_spacing_from_block 0 ; set_db add_stripes_stripe_min_length stripe_width ; set_db add_stripes_stacked_via_top_layer metal10 ; set_db add_stripes_stacked_via_bottom_layer metal1 ; set_db add_stripes_via_using_exact_crossover_size false ; set_db add_stripes_split_vias false ; set_db add_stripes_orthogonal_only true ; set_db add_stripes_allow_jog { padcore_ring  block_ring } ; set_db add_stripes_skip_via_on_pin {  standardcell } ; set_db add_stripes_skip_via_on_wire_shape {  noshape   }
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not be created over regions without power planning wires.
Stripes will not extend to closest target.
Stripes will stop at the boundary of the specified area.
The entire stripe set will break at the domain if one of the nets is not in the domain.
add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
The power planner will set stripe antenna targets to none (no trimming allowed).
Offset for stripe breaking is set to 0.
add_stripes will allow jog to connect padcore ring and block ring.

@innovus 20> add_stripes will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
add_stripes will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
add_stripes -nets {VDD VSS} -layer metal10 -direction vertical -width 1.8 -spacing 1.5 -number_of_sets 16 -start_from left -start_offset 10 -stop_offset 10 -switch_layer_over_obs true -merge_stripes_value auto -max_same_layer_jog_length 2 -pad_core_ring_top_layer_limit metal10 -pad_core_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal10 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid none
#% Begin add_stripes (date=08/01 11:04:54, mem=1716.1M)

Initialize fgc environment(mem: 2308.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Starting stripe generation ...
Auto merging with block rings is ON.
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2308.2M)
Stripe generation is complete.
vias are now being generated.
add_stripes created 32 wires.
ViaGen created 64 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  via9  |       64       |        0       |
| metal10|       32       |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=08/01 11:04:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1717.1M, current mem=1717.1M)
@innovus 21> set_db route_special_via_connect_to_shape { stripe }
@innovus 22> route_special -connect {core_pin} -layer_change_range { metal1(1) metal10(10) } -block_pin_target {nearest_target} -core_pin_target {first_after_row_end} -allow_jogging 1 -crossover_via_layer_range { metal1(1) metal10(10) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { metal1(1) metal10(10) }
#% Begin route_special (date=08/01 11:07:15, mem=1720.9M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Fri Aug  1 11:07:15 2025 ***
SPECIAL ROUTE ran on directory: /home/lunayang/Documents/Many-Core-SIMD-Research/Work_168
SPECIAL ROUTE ran on machine: coe-ece-taco (Linux 4.18.0-553.58.1.el8_10.x86_64 Xeon 1.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3866.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 51 used
Read in 51 components
  51 core components: 51 unplaced, 0 placed, 0 fixed
Read in 324 logical pins
Read in 324 nets
Read in 2 special nets, 2 routed
Read in 102 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 534
  Number of Followpin connections: 267
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3887.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...
route_special created 801 wires.
ViaGen created 43254 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       801      |       NA       |
|  via1  |      4806      |        0       |
|  via2  |      4806      |        0       |
|  via3  |      4806      |        0       |
|  via4  |      4806      |        0       |
|  via5  |      4806      |        0       |
|  via6  |      4806      |        0       |
|  via7  |      4806      |        0       |
|  via8  |      4806      |        0       |
|  via9  |      4806      |        0       |
+--------+----------------+----------------+
#% End route_special (date=08/01 11:07:15, total cpu=0:00:00.4, real=0:00:00.0, peak res=1745.7M, current mem=1732.9M)
@innovus 23> **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...

@innovus 23> nangate_view_setup nangate_view_hold
nangate_view_setup nangate_view_hold
set_power_analysis_mode -reset
set_power_analysis_mode -method static -analysis_view nangate_view_setup -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

set_power_output_dir -reset
set_power_output_dir -reset
@innovus 24> set_power_output_dir ./run1
set_power_output_dir ./run1
@innovus 25> set_default_switching_activity -reset
set_default_switching_activity -reset
@innovus 26> set_default_switching_activity -input_activity 0.2 -period 10.0
set_default_switching_activity -input_activity 0.2 -period 10.0
** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.

'set_default_switching_activity' finished successfully.
@innovus 27> read_activity_file -reset
read_activity_file -reset
@innovus 28> set_power -reset
set_power -reset
@innovus 29> set_powerup_analysis -reset
set_dynamic_power_simulation -reset
set_dynamic_power_simulation -reset
@innovus 30> report_power -rail_analysis_format VS -outfile ./run1/top.rpt
report_power -rail_analysis_format VS -out_file ./run1/top.rpt
env CDS_WORKAREA is set to /home/lunayang/Documents/Many-Core-SIMD-Research/Work_168

Power Net Detected:
        Voltage	    Name
             0V	    VSS
          0.95V	    VDD
Using Power View: nangate_view_setup.
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2370.15 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2514.82)
Total number of fetched objects 60067
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2662.6 CPU=0:00:03.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2662.6 CPU=0:00:04.4 REAL=0:00:04.0)

Begin Power Analysis

             0V	    VSS
          0.95V	    VDD

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1958.84MB/4214.35MB/1958.84MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1959.32MB/4214.35MB/1959.32MB)

Begin Processing Timing Window Data for Power Calculation

clk(645.161MHz) CK: assigning clock clk to net clk
Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1963.89MB/4214.35MB/1963.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1965.89MB/4214.35MB/1965.89MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT)
2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 10%
2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 20%
2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 30%
2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 40%
2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 50%
2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 60%
2025-Aug-01 11:13:54 (2025-Aug-01 18:13:54 GMT): 70%
2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 80%
2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 90%

Finished Levelizing
2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT)

Starting Activity Propagation
2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT)
2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 10%
2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 20%
2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 30%
2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 40%
2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 50%
2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 60%
2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 70%
2025-Aug-01 11:13:55 (2025-Aug-01 18:13:55 GMT): 80%
2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 90%

Finished Activity Propagation
2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1974.24MB/4220.35MB/1974.24MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT)
 ... Calculating switching power
2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 10%
2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 20%
2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 30%
2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 40%
2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 50%
 ... Calculating internal and leakage power
2025-Aug-01 11:13:56 (2025-Aug-01 18:13:56 GMT): 60%
2025-Aug-01 11:13:57 (2025-Aug-01 18:13:57 GMT): 70%
2025-Aug-01 11:13:57 (2025-Aug-01 18:13:57 GMT): 80%
2025-Aug-01 11:13:58 (2025-Aug-01 18:13:58 GMT): 90%

Finished Calculating power
2025-Aug-01 11:13:59 (2025-Aug-01 18:13:59 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1975.36MB/4228.35MB/1975.36MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1975.36MB/4228.35MB/1975.36MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=1975.36MB/4228.35MB/1975.36MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1975.36MB/4228.35MB/1975.36MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       49.66045144 	   66.6772%
Total Switching Power:      24.37944188 	   32.7333%
Total Leakage Power:         0.43901781 	    0.5895%
Total Power:                74.47891114
-----------------------------------------------------------------------------------------
** WARN:  (VOLTUS_POWR-3424): Cell AOI22_X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NAND3_X2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OAI21_X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OAI211_X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell DFFRS_X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NAND2_X2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AOI21_X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell BUF_X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NAND2_X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NOR2_X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OR2_X2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell XNOR2_X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AND3_X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AOI22_X2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell DFFS_X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell DFFR_X2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell INV_X4 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AOI21_X2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell HA_X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell CLKBUF_X2 has no power pin defined in LEF/PGV.

** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1994.68MB/4247.10MB/1994.68MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:01, real=0:00:01,
mem(process/total/peak)=2514.28MB/5017.52MB/2514.28MB)

Output file is ./run1/top.rpt
@innovus 31> set_power_analysis_mode -reset

@innovus 31> set_power_analysis_mode -reset
invalid command name "set_power_analysis_mode"
invalid command name "set_power_analysis_mode"
@innovus 32> set_power_analysis_mode -method static -analysis_view nangate_view_ [1Gsetup -corner max -create_binary_db true -write_static_currents true -honor_nega [1Gtive_energy true -ignore_control_signals true
set_power_analysis_mode -method static -analysis_view nangate_view_setup -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
invalid command name "set_power_analysis_mode"
invalid command name "set_power_analysis_mode"
@innovus 33> set_db design_process_node 45

##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
1 45
@innovus 34> set_power_analysis_mode -reset
invalid command name "set_power_analysis_mode"
invalid command name "set_power_analysis_mode"
@innovus 35> set_power_analysis_mode -reset
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

set_power_analysis_mode -method static -analysis_view nangate_view_setup -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


@innovus 35> env CDS_WORKAREA is set to /home/lunayang/Documents/Many-Core-SIMD-Research/Work_168
nangate_view_setup nangate_view_hold
nangate_view_setup nangate_view_hold
nangate_view_setup nangate_view_hold
place_opt_design 

**INFO: User settings:
setDelayCalMode -engine                        aae
design_process_node                            45
extract_rc_coupling_cap_threshold              0.1
extract_rc_relative_cap_threshold              1.0
extract_rc_total_cap_threshold                 0.0
getDelayCalMode -engine                        aae
*** place_opt_design #1 [begin] : totSession cpu/real = 0:01:35.7/0:28:47.3 (0.1), mem = 2699.6M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:35.8/0:28:47.4 (0.1), mem = 2715.6M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 589 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:01.6) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 41267 (72.4%) nets
3		: 8158 (14.3%) nets
4     -	14	: 7187 (12.6%) nets
15    -	39	: 352 (0.6%) nets
40    -	79	: 3 (0.0%) nets
80    -	159	: 3 (0.0%) nets
160   -	319	: 11 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 6 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 2 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=46354 (0 fixed + 46354 movable) #buf cell=0 #inv cell=6021 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=56990 #term=189514 #term/net=3.33, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=324
stdCell: 46354 single + 0 double + 0 multi
Total standard cell length = 69.2092 (mm), area = 0.0969 (mm^2)
Average module density = 0.697.
Density for the design = 0.697.
       = stdcell_area 364259 sites (96893 um^2) / alloc_area 522424 sites (138965 um^2).
Pin Density = 0.3628.
            = total # of pins 189514 / total area 522424.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.146e-07 (1.32e-07 1.83e-07)
              Est.  stn bbox = 3.354e-07 (1.41e-07 1.95e-07)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2812.9M
Iteration  2: Total net bbox = 3.146e-07 (1.32e-07 1.83e-07)
              Est.  stn bbox = 3.354e-07 (1.41e-07 1.95e-07)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2812.9M
*** Finished SKP initialization (cpu=0:00:05.0, real=0:00:05.0)***
Iteration  3: Total net bbox = 6.823e+03 (4.19e+03 2.64e+03)
              Est.  stn bbox = 7.845e+03 (4.79e+03 3.05e+03)
              cpu = 0:00:11.6 real = 0:00:12.0 mem = 3153.0M
Iteration  4: Total net bbox = 2.903e+05 (1.70e+05 1.20e+05)
              Est.  stn bbox = 3.665e+05 (2.10e+05 1.56e+05)
              cpu = 0:00:19.1 real = 0:00:19.0 mem = 3263.9M
Iteration  5: Total net bbox = 2.903e+05 (1.70e+05 1.20e+05)
              Est.  stn bbox = 3.665e+05 (2.10e+05 1.56e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3263.9M
Iteration  6: Total net bbox = 2.913e+05 (1.73e+05 1.19e+05)
              Est.  stn bbox = 3.713e+05 (2.14e+05 1.58e+05)
              cpu = 0:00:17.2 real = 0:00:17.0 mem = 3159.3M

Iteration  7: Total net bbox = 4.149e+05 (2.34e+05 1.81e+05)
              Est.  stn bbox = 4.973e+05 (2.77e+05 2.21e+05)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 3169.5M
Iteration  8: Total net bbox = 4.149e+05 (2.34e+05 1.81e+05)
              Est.  stn bbox = 4.973e+05 (2.77e+05 2.21e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3169.5M
Iteration  9: Total net bbox = 5.326e+05 (2.86e+05 2.47e+05)
              Est.  stn bbox = 6.343e+05 (3.39e+05 2.96e+05)
              cpu = 0:00:18.5 real = 0:00:19.0 mem = 3157.2M
Iteration 10: Total net bbox = 5.326e+05 (2.86e+05 2.47e+05)
              Est.  stn bbox = 6.343e+05 (3.39e+05 2.96e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3157.2M
Iteration 11: Total net bbox = 5.379e+05 (2.89e+05 2.49e+05)
              Est.  stn bbox = 6.411e+05 (3.43e+05 2.98e+05)
              cpu = 0:00:10.5 real = 0:00:10.0 mem = 3163.9M
Iteration 12: Total net bbox = 5.379e+05 (2.89e+05 2.49e+05)
              Est.  stn bbox = 6.411e+05 (3.43e+05 2.98e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3163.9M
Iteration 13: Total net bbox = 5.261e+05 (2.78e+05 2.48e+05)
              Est.  stn bbox = 6.257e+05 (3.29e+05 2.97e+05)
              cpu = 0:00:28.4 real = 0:00:29.0 mem = 3181.6M
Iteration 14: Total net bbox = 5.261e+05 (2.78e+05 2.48e+05)
              Est.  stn bbox = 6.257e+05 (3.29e+05 2.97e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3181.6M
Iteration 15: Total net bbox = 5.261e+05 (2.78e+05 2.48e+05)
              Est.  stn bbox = 6.257e+05 (3.29e+05 2.97e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3181.6M
Finished Global Placement (cpu=0:01:47, real=0:01:49, mem=3181.6M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:03:25 mem=3181.6M) ***
Total net bbox length = 5.261e+05 (2.781e+05 2.480e+05) (ext = 9.683e+04)
Move report: Detail placement moves 46352 insts, mean move: 0.43 um, max move: 16.57 um 
	Max move on inst (U25063): (98.57, 200.48) --> (115.14, 200.48)
	Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 3172.7MB
Summary Report:
Instances move: 46352 (out of 46354 movable)
Instances flipped: 1
Mean displacement: 0.43 um
Max displacement: 16.57 um (Instance: U25063) (98.57, 200.482) -> (115.14, 200.48)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 4.924e+05 (2.458e+05 2.467e+05) (ext = 9.618e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 3172.7MB
*** Finished place_detail (0:03:28 mem=3172.7M) ***
*** Finished Initial Placement (cpu=0:01:50, real=0:01:53, mem=3042.7M) ***
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  nangate_view_setup
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 56738 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 56738
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56738 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.24% V. EstWL: 5.116720e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       458( 0.58%)        14( 0.02%)   ( 0.60%) 
[NR-eGR]  metal3 ( 3)         2( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        82( 0.10%)         2( 0.00%)   ( 0.11%) 
[NR-eGR]  metal5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       550( 0.09%)        17( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.02% V
Early Global Route congestion estimation runtime: 0.51 seconds, mem = 3116.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  188938 
[NR-eGR]  metal2   (2V)        134600  233218 
[NR-eGR]  metal3   (3H)        234702   75208 
[NR-eGR]  metal4   (4V)        106918    9804 
[NR-eGR]  metal5   (5H)         36553    8159 
[NR-eGR]  metal6   (6V)         44726     140 
[NR-eGR]  metal7   (7H)           168      65 
[NR-eGR]  metal8   (8V)           629       0 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       558297  515532 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 492422um
[NR-eGR] Total length: 558297um, number of vias: 515532
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 17714um, number of vias: 17453
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.72 seconds, mem = 3172.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:02.0)***
***** Total cpu  0:1:54
***** Total real time  0:1:57
Tdgp not successfully inited but do clear! skip clearing
**place_design ... cpu = 0: 1:54, real = 0: 1:57, mem = 2972.9M **
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         5575
Multi-Bit FF Count           :            0
Total Bit Count              :         5575
Total FF Count               :         5575
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     4999.935
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             5575                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         210.99           1847                                      place_design
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:55.2/0:01:58.0 (1.0), totSession cpu/real = 0:03:31.0/0:30:45.4 (0.1), mem = 2972.9M
Enable CTE adjustment.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2193.9M, totSessionCpu=0:03:31 **
**WARN: (IMPOPT-576):	324 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:31.0/0:30:45.4 (0.1), mem = 2972.9M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE DB initialization (MEM=2950.33 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**opt_design ... cpu = 0:00:01, real = 0:00:00, mem = 2181.3M, totSessionCpu=0:03:32 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2938.33 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 56738 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 56738
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 56738 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.184466e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       441( 0.56%)        10( 0.01%)   ( 0.57%) 
[NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        63( 0.08%)         1( 0.00%)   ( 0.08%) 
[NR-eGR]  metal5 ( 5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)        12( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal7 ( 7)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       521( 0.08%)        11( 0.00%)   ( 0.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  188938 
[NR-eGR]  metal2   (2V)        134768  233645 
[NR-eGR]  metal3   (3H)        236662   74831 
[NR-eGR]  metal4   (4V)        107788   10117 
[NR-eGR]  metal5   (5H)         38868    8209 
[NR-eGR]  metal6   (6V)         46578     146 
[NR-eGR]  metal7   (7H)           128      60 
[NR-eGR]  metal8   (8V)           697       0 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       565490  515946 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 492422um
[NR-eGR] Total length: 565490um, number of vias: 515946
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 18824um, number of vias: 17644
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.37 sec, Real: 1.39 sec, Curr Mem: 2994.56 MB )
Extraction called for design 'top' of instances=46354 and nets=56992 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2994.562M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2994.56)
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_7' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_5' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 59517
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3048.85 CPU=0:00:03.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3048.85 CPU=0:00:05.0 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:07.0 totSessionCpu=0:03:41 mem=3040.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -16.122 |
|           TNS (ns):|-53828.9 |
|    Violating Paths:|  5575   |
|          All Paths:|  11342  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    102 (102)     |   -2.585   |    102 (102)     |
|   max_tran     |   3460 (14327)   |   -6.408   |   3460 (15316)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.725%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 2246.6M, totSessionCpu=0:03:41 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.0/0:00:10.0 (1.0), totSession cpu/real = 0:03:41.0/0:30:55.4 (0.1), mem = 3006.9M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 3006.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3006.9M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:41.4/0:30:55.7 (0.1), mem = 3006.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:41.6/0:30:56.0 (0.1), mem = 3185.0M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:42.6/0:30:57.0 (0.1), mem = 3185.0M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:03:43.6/0:30:58.0 (0.1), mem = 3116.0M
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:44.0/0:30:58.4 (0.1), mem = 3116.0M
Info: 1 clock net  excluded from IPO operation.
+---------+---------+--------+----------+------------+--------+
| Density | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+---------+---------+--------+----------+------------+--------+
|   69.72%|        -| -16.122|-53828.914|   0:00:00.0| 3173.2M|
|   69.90%|      168|  -4.972|-12142.677|   0:00:03.0| 3206.8M|
+---------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:02.5 real=0:00:03.0 mem=3206.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*info: Total 3 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:03:48.2/0:31:02.6 (0.1), mem = 3125.7M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:48.2/0:31:02.6 (0.1), mem = 3125.7M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   320|  3321|    -2.95|   107|   107|    -0.79|     0|     0|     0|     0|    -4.97|-12142.68|       0|       0|       0| 69.90%|          |         |
Dumping Information for Job 18 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.44|  -684.04|      63|      12|      52| 69.97%| 0:00:02.0|  3206.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.44|  -684.04|       0|       0|       0| 69.97%| 0:00:00.0|  3206.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |          9 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:02.6 real=0:00:02.0 mem=3206.6M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:03:51.9/0:31:06.4 (0.1), mem = 3125.5M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:21, real = 0:00:21, mem = 2357.5M, totSessionCpu=0:03:52 **

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:52.4/0:31:06.8 (0.1), mem = 3163.6M
*info: 1 clock net excluded
** GigaOpt Global Opt WNS Slack -0.443  TNS Slack -684.038 
+--------+--------+---------+------------+--------+------------------+---------+---------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
+--------+--------+---------+------------+--------+------------------+---------+---------------------------+
|  -0.443|-684.038|   69.97%|   0:00:00.0| 3182.7M|nangate_view_setup|  default| acc_reg_out_reg[12]128/D  |
|  -0.174|-184.366|   70.01%|   0:00:04.0| 3259.2M|nangate_view_setup|  default| acc_reg_out_reg[13]32/D   |
|  -0.127| -68.570|   70.09%|   0:00:02.0| 3266.2M|nangate_view_setup|  default| acc_reg_out_reg[3]166/D   |
|  -0.104| -53.998|   70.12%|   0:00:02.0| 3266.2M|nangate_view_setup|  default| acc_reg_out_reg[0]133/D   |
|  -0.100| -21.665|   70.18%|   0:00:01.0| 3266.2M|nangate_view_setup|  default| acc_reg_out_reg[10]1/D    |
|  -0.067| -15.061|   70.19%|   0:00:02.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
|  -0.060| -13.731|   70.21%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
|  -0.060| -12.038|   70.22%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
|  -0.054|  -4.394|   70.24%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[10]1/D    |
|  -0.054|  -4.169|   70.25%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[10]1/D    |
|  -0.050|  -3.532|   70.25%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
|  -0.050|  -3.021|   70.25%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
|  -0.038|  -2.350|   70.26%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
|  -0.038|  -2.257|   70.26%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
|  -0.038|  -2.221|   70.26%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
|  -0.038|  -2.179|   70.26%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
|  -0.038|  -1.900|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
|  -0.038|  -1.900|   70.27%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
|  -0.038|  -1.791|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
|  -0.038|  -1.714|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
|  -0.038|  -1.735|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[13]43/D   |
|  -0.022|  -0.726|   70.27%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
|  -0.022|  -0.639|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
|  -0.022|  -0.363|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
|  -0.022|  -0.348|   70.27%|   0:00:00.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
|  -0.022|  -0.335|   70.27%|   0:00:01.0| 3361.6M|nangate_view_setup|  default| acc_reg_out_reg[7]129/D   |
+--------+--------+---------+------------+--------+------------------+---------+---------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:18.5 real=0:00:19.0 mem=3361.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:18.5 real=0:00:19.0 mem=3361.6M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |        205 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.022  TNS Slack -0.335 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:19.9/0:00:20.0 (1.0), totSession cpu/real = 0:04:12.2/0:31:26.8 (0.1), mem = 3173.5M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.022
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:12.5/0:31:27.1 (0.1), mem = 3230.7M
Reclaim Optimization WNS Slack -0.022  TNS Slack -0.335 Density 70.27
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.27%|        -|  -0.022|  -0.335|   0:00:00.0| 3232.8M|
|   70.27%|       21|  -0.022|  -0.335|   0:00:01.0| 3257.9M|
|   70.27%|      157|  -0.023|  -0.346|   0:00:02.0| 3257.9M|
|   70.26%|       14|  -0.023|  -0.346|   0:00:01.0| 3257.9M|
|   70.15%|      292|  -0.023|  -0.331|   0:00:02.0| 3257.9M|
|   70.15%|        4|  -0.023|  -0.331|   0:00:00.0| 3257.9M|
|   70.15%|        0|  -0.023|  -0.331|   0:00:01.0| 3257.9M|
|   70.15%|        1|  -0.023|  -0.331|   0:00:00.0| 3257.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.023  TNS Slack -0.331 Density 70.15
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         47 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:08.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:04:20.0/0:31:34.6 (0.1), mem = 3257.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=3173.77M, totSessionCpu=0:04:20).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:20.6/0:31:35.2 (0.1), mem = 3173.8M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  nangate_view_setup
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57133 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57133
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.034320e+04um
[NR-eGR] Layer group 2: route 57086 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.23% V. EstWL: 5.232472e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       484( 0.62%)        19( 0.02%)         1( 0.00%)   ( 0.64%) 
[NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        79( 0.10%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]  metal5 ( 5)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6 ( 6)        12( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       582( 0.09%)        19( 0.00%)         1( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.03% V
Early Global Route congestion estimation runtime: 0.52 seconds, mem = 3232.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.8, real=0:00:04.0)***
Iteration  7: Total net bbox = 3.918e+05 (2.16e+05 1.75e+05)
              Est.  stn bbox = 4.927e+05 (2.68e+05 2.25e+05)
              cpu = 0:00:12.1 real = 0:00:13.0 mem = 3518.7M
Iteration  8: Total net bbox = 4.304e+05 (2.33e+05 1.98e+05)
              Est.  stn bbox = 5.382e+05 (2.88e+05 2.50e+05)
              cpu = 0:00:28.0 real = 0:00:29.0 mem = 3469.1M
Iteration  9: Total net bbox = 4.199e+05 (2.27e+05 1.93e+05)
              Est.  stn bbox = 5.266e+05 (2.82e+05 2.45e+05)
              cpu = 0:00:17.5 real = 0:00:18.0 mem = 3472.6M
Iteration 10: Total net bbox = 4.473e+05 (2.41e+05 2.06e+05)
              Est.  stn bbox = 5.561e+05 (2.97e+05 2.59e+05)
              cpu = 0:00:20.2 real = 0:00:21.0 mem = 3509.3M
Iteration 11: Total net bbox = 4.397e+05 (2.37e+05 2.03e+05)
              Est.  stn bbox = 5.465e+05 (2.91e+05 2.55e+05)
              cpu = 0:00:09.4 real = 0:00:09.0 mem = 3516.0M
Move report: Timing Driven Placement moves 46749 insts, mean move: 9.53 um, max move: 206.03 um 
	Max move on inst (FE_OFC187_n30979): (243.58, 185.08) --> (180.36, 327.89)

Finished Incremental Placement (cpu=0:01:34, real=0:01:36, mem=3500.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:05:56 mem=3500.0M) ***
Total net bbox length = 5.650e+05 (3.010e+05 2.641e+05) (ext = 9.641e+04)
Move report: Detail placement moves 46748 insts, mean move: 0.29 um, max move: 16.97 um 
	Max move on inst (FE_OFC190_n31110): (243.88, 333.81) --> (227.24, 333.48)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 3468.0MB
Summary Report:
Instances move: 46748 (out of 46749 movable)
Instances flipped: 1
Mean displacement: 0.29 um
Max displacement: 16.97 um (Instance: FE_OFC190_n31110) (243.876, 333.809) -> (227.24, 333.48)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X2
Total net bbox length = 5.266e+05 (2.654e+05 2.612e+05) (ext = 9.585e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 3468.0MB
*** Finished place_detail (0:05:58 mem=3468.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57133 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57133
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 47 net(s) in layer range [4, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047480e+04um
[NR-eGR] Layer group 2: route 57086 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.05% V. EstWL: 5.297474e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       177( 0.22%)         2( 0.00%)   ( 0.23%) 
[NR-eGR]  metal3 ( 3)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4 ( 4)        35( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       228( 0.04%)         2( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.56 seconds, mem = 3399.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  189706 
[NR-eGR]  metal2   (2V)        138405  234728 
[NR-eGR]  metal3   (3H)        244295   75821 
[NR-eGR]  metal4   (4V)        112400   10082 
[NR-eGR]  metal5   (5H)         38892    7264 
[NR-eGR]  metal6   (6V)         41267     132 
[NR-eGR]  metal7   (7H)            94      46 
[NR-eGR]  metal8   (8V)           742       0 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       576095  517779 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 526625um
[NR-eGR] Total length: 576095um, number of vias: 517779
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 17490um, number of vias: 17166
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.79 seconds, mem = 3415.9M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:39, real=0:01:41)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3200.9M)
Extraction called for design 'top' of instances=46749 and nets=57387 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3200.859M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:02:30, real = 0:02:31, mem = 2392.3M, totSessionCpu=0:06:01 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3200.98)
Total number of fetched objects 59912
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3241.72 CPU=0:00:04.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3241.72 CPU=0:00:05.0 REAL=0:00:05.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:47.5/0:01:48.9 (1.0), totSession cpu/real = 0:06:08.1/0:33:24.0 (0.2), mem = 3241.7M
*** Timing NOT met, worst failing slack is -0.033
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:09.4/0:33:25.3 (0.2), mem = 3257.7M
*info: 1 clock net excluded
** GigaOpt Optimizer WNS Slack -0.033 TNS Slack -5.690 Density 70.15
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.722| 0.000|
|reg2reg   |-0.033|-5.690|
|HEPG      |-0.033|-5.690|
|All Paths |-0.033|-5.690|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
|  -0.033|   -0.033|  -5.690|   -5.690|   70.15%|   0:00:00.0| 3292.8M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]67/D    |
|  -0.024|   -0.024|  -3.708|   -3.708|   70.16%|   0:00:02.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]144/D  |
|  -0.019|   -0.019|  -2.523|   -2.523|   70.16%|   0:00:00.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]39/D    |
|  -0.014|   -0.014|  -2.043|   -2.043|   70.17%|   0:00:00.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[12]149/D  |
|  -0.010|   -0.010|  -0.898|   -0.898|   70.18%|   0:00:01.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[9]85/D    |
|  -0.006|   -0.006|  -0.223|   -0.223|   70.20%|   0:00:00.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[14]134/D  |
|  -0.003|   -0.003|  -0.030|   -0.030|   70.22%|   0:00:01.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]38/D   |
|   0.001|    0.001|   0.000|    0.000|   70.24%|   0:00:01.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[14]124/D  |
|   0.002|    0.002|   0.000|    0.000|   70.25%|   0:00:01.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]53/D   |
|   0.006|    0.006|   0.000|    0.000|   70.26%|   0:00:00.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]147/D   |
|   0.010|    0.010|   0.000|    0.000|   70.30%|   0:00:01.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]19/D    |
|   0.010|    0.010|   0.000|    0.000|   70.30%|   0:00:00.0| 3472.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]19/D    |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.5 real=0:00:07.0 mem=3472.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.5 real=0:00:07.0 mem=3472.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.722|0.000|
|reg2reg   |0.010|0.000|
|HEPG      |0.010|0.000|
|All Paths |0.010|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 70.30
*** Starting place_detail (0:06:19 mem=3320.5M) ***
Total net bbox length = 5.278e+05 (2.660e+05 2.618e+05) (ext = 9.585e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3320.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 468 insts, mean move: 0.64 um, max move: 2.92 um 
	Max move on inst (FE_RC_114_0): (32.68, 78.68) --> (34.20, 77.28)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3315.2MB
Summary Report:
Instances move: 468 (out of 46910 movable)
Instances flipped: 0
Mean displacement: 0.64 um
Max displacement: 2.92 um (Instance: FE_RC_114_0) (32.68, 78.68) -> (34.2, 77.28)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
Total net bbox length = 5.281e+05 (2.662e+05 2.619e+05) (ext = 9.585e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3315.2MB
*** Finished place_detail (0:06:20 mem=3315.2M) ***
*** maximum move = 2.92 um ***
*** Finished re-routing un-routed nets (3306.2M) ***

*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=3322.2M) ***
** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 70.30
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.722|0.000|
|reg2reg   |0.010|0.000|
|HEPG      |0.010|0.000|
|All Paths |0.010|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         57 | default  |
| metal7 (z=7)  |          8 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:10.8 real=0:00:11.0 mem=3322.2M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:11.8/0:00:11.8 (1.0), totSession cpu/real = 0:06:21.1/0:33:37.1 (0.2), mem = 3240.2M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:21.6/0:33:37.6 (0.2), mem = 3297.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.30
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.30%|        -|   0.000|   0.000|   0:00:00.0| 3297.4M|
|   70.30%|       46|   0.000|   0.000|   0:00:01.0| 3321.0M|
|   70.29%|       22|   0.000|   0.000|   0:00:01.0| 3321.0M|
|   70.20%|      191|   0.000|   0.000|   0:00:02.0| 3321.0M|
|   70.20%|        3|   0.000|   0.000|   0:00:01.0| 3321.0M|
|   70.20%|        0|   0.000|   0.000|   0:00:00.0| 3321.0M|
|   70.20%|        6|   0.000|   0.000|   0:00:00.0| 3321.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.20
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         13 | default  |
| metal7 (z=7)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 412 skipped = 0, called in commitmove = 194, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:05.3) (real = 0:00:05.0) **
*** Starting place_detail (0:06:27 mem=3321.0M) ***
Total net bbox length = 5.280e+05 (2.662e+05 2.619e+05) (ext = 9.585e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3305.0MB
Summary Report:
Instances move: 0 (out of 46886 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.280e+05 (2.662e+05 2.619e+05) (ext = 9.585e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3305.0MB
*** Finished place_detail (0:06:28 mem=3305.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3305.0M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:02.0 mem=3321.0M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:06:28.3/0:33:44.3 (0.2), mem = 3321.0M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=3239.93M, totSessionCpu=0:06:28).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:28.6/0:33:44.6 (0.2), mem = 3239.9M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    14|    14|    -0.01|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.20%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|      24|       0|       9| 70.22%| 0:00:01.0|  3358.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.22%| 0:00:00.0|  3358.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         14 | default  |
| metal7 (z=7)  |          4 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=3358.9M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:06:30.7/0:33:46.8 (0.2), mem = 3238.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:06:31 mem=3238.8M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3238.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 40 insts, mean move: 0.93 um, max move: 2.85 um 
	Max move on inst (U21549): (339.53, 87.08) --> (336.68, 87.08)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3216.5MB
Summary Report:
Instances move: 40 (out of 46910 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 2.85 um (Instance: U21549) (339.53, 87.08) -> (336.68, 87.08)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AOI21_X1
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3216.5MB
*** Finished place_detail (0:06:32 mem=3216.5M) ***
Register exp ratio and priority group on 18 nets on 57533 nets : 
z=4 : 14 nets
z=7 : 4 nets

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=46910 and nets=57535 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3267.156M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3257.16)
Total number of fetched objects 60060
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3241.2 CPU=0:00:04.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3241.2 CPU=0:00:05.0 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:06.0 totSessionCpu=0:06:40 mem=3241.2M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57281 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57281
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57281 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.309514e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       177( 0.22%)         3( 0.00%)   ( 0.23%) 
[NR-eGR]  metal3 ( 3)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4 ( 4)        29( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       219( 0.04%)         3( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.55 sec, Curr Mem: 3263.19 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:03:09, real = 0:03:11, mem = 2440.7M, totSessionCpu=0:06:40 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.722  |
|           TNS (ns):| -0.000  | -0.000  | -0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.225%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
**opt_design ... cpu = 0:03:11, real = 0:03:13, mem = 2444.2M, totSessionCpu=0:06:42 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                      -0.000 ns         -0.000 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         5575
Multi-Bit FF Count           :            0
Total Bit Count              :         5575
Total FF Count               :         5575
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     5000.165
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             5575                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          191.6            194         -0.000 ns         -0.000 ns  opt_design_prects
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:05:07, real = 0:05:12, mem = 3141.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665         324  %s : Net has unplaced terms or is connec...
*** Message Summary: 341 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:05:07.0/0:05:12.2 (1.0), totSession cpu/real = 0:06:42.7/0:33:59.5 (0.2), mem = 3141.4M
@innovus 45> gui_select -point {-67.72450 167.10200}
@innovus 46> set_db route_early_global_bottom_routing_layer 2 ; set_db route_early_global_top_routing_layer 10 ; set_db route_early_global_honor_power_domain false ; set_db route_early_global_honor_partition_pin_guide true
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
@innovus 47> **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
route_early_global 
#% Begin route_early_global (date=08/01 11:35:37, mem=2345.6M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3141.38 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57281 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57281
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57281 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.309514e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       177( 0.22%)         3( 0.00%)   ( 0.23%) 
[NR-eGR]  metal3 ( 3)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4 ( 4)        29( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       219( 0.04%)         3( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190113 
[NR-eGR]  metal2   (2V)        139683  235633 
[NR-eGR]  metal3   (3H)        245397   76048 
[NR-eGR]  metal4   (4V)        111067    9384 
[NR-eGR]  metal5   (5H)         37897    7337 
[NR-eGR]  metal6   (6V)         41465     264 
[NR-eGR]  metal7   (7H)           668     186 
[NR-eGR]  metal8   (8V)          1206       4 
[NR-eGR]  metal9   (9H)             2       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       577385  518969 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 528155um
[NR-eGR] Total length: 577385um, number of vias: 518969
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 17492um, number of vias: 17166
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.56 sec, Real: 1.60 sec, Curr Mem: 3188.23 MB )
#% End route_early_global (date=08/01 11:35:39, total cpu=0:00:01.6, real=0:00:02.0, peak res=2345.6M, current mem=2293.4M)
@innovus 48> **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...

@innovus 48> set_db route_early_global_bottom_routing_layer 2 ; set_db route_early_global_top_routing_layer 10 ; set_db route_early_global_honor_power_domain false ; set_db route_early_global_honor_partition_pin_guide true
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
1 true
@innovus 49> 
@innovus 49> route_early_global 

#% Begin route_early_global (date=08/01 11:36:46, mem=2293.3M)
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3112.23 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57281 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57281
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57281 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.309514e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       177( 0.22%)         3( 0.00%)   ( 0.23%) 
[NR-eGR]  metal3 ( 3)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4 ( 4)        29( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       219( 0.04%)         3( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190113 
[NR-eGR]  metal2   (2V)        139683  235633 
[NR-eGR]  metal3   (3H)        245397   76048 
[NR-eGR]  metal4   (4V)        111067    9384 
[NR-eGR]  metal5   (5H)         37897    7337 
[NR-eGR]  metal6   (6V)         41465     264 
[NR-eGR]  metal7   (7H)           668     186 
[NR-eGR]  metal8   (8V)          1206       4 
[NR-eGR]  metal9   (9H)             2       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       577385  518969 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 528155um
[NR-eGR] Total length: 577385um, number of vias: 518969
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 17492um, number of vias: 17166
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.30 sec, Real: 1.32 sec, Curr Mem: 3168.59 MB )
#% End route_early_global (date=08/01 11:36:48, total cpu=0:00:01.3, real=0:00:02.0, peak res=2293.3M, current mem=2292.1M)
@innovus 50> nangate_rc_typical
reset_parasitics 
@innovus 51> Performing RC Extraction ...
extract_rc 
Extraction called for design 'top' of instances=46910 and nets=57535 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3109.594M)
@innovus 52> 

@innovus 52> 
@innovus 52> 

@innovus 52> 

@innovus 52> reset_parasitics 
reset_parasitics 
0
@innovus 53> extract_rcextract_rc

Extraction called for design 'top' of instances=46910 and nets=57535 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3109.594M)
10
@innovus 54> reset_parasitics 
reset_parasitics 
0
@innovus 55> extract_rcwrite_sdf top.sdf -ideal_clock_network
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'top' of instances=46910 and nets=57535 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3107.594M)
Start delay calculation (fullDC) (1 T). (MEM=3119.64)
**WARN: (IMPESI-3014):	The RC network is incomplete for net preload_data[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60060
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
**WARN: (IMPESI-3014):	The RC network is incomplete for net preload_data[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60060
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3169.51 CPU=0:00:08.2 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=3169.51 CPU=0:00:10.1 REAL=0:00:10.0)
@innovus 56> time_design -pre_cts -path_report -drv_report -slack_report -num_paths 50 -report_prefix top_preCTS -report_dir timingReports
*** time_design #1 [begin] : totSession cpu/real = 0:07:16.8/0:44:43.4 (0.2), mem = 3159.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3085.9M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3095.94)
**WARN: (IMPESI-3014):	The RC network is incomplete for net preload_data[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60060
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3155.15 CPU=0:00:04.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3155.15 CPU=0:00:05.1 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:07:24 mem=3155.1M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.007  |  0.725  |
|           TNS (ns):| -0.031  | -0.031  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.225%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 8.95 sec
Total Real time: 9.0 sec
Total Memory Usage: 3122.328125 Mbytes
*** time_design #1 [finish] : cpu/real = 0:00:08.9/0:00:09.9 (0.9), totSession cpu/real = 0:07:25.7/0:44:53.3 (0.2), mem = 3122.3M
0
@innovus 57> set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load true
@innovus 58> opt_design -pre_cts
Executing: place_opt_design -opt
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
getAnalysisMode -cts                                           postCTS
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
*** place_opt_design #2 [begin] : totSession cpu/real = 0:07:33.7/0:45:46.2 (0.2), mem = 3122.3M
*** Starting GigaPlace ***
#optDebug: fT-E <X 2 3 1 0>
*** GlobalPlace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:34.0/0:45:46.4 (0.2), mem = 3122.3M
*** GlobalPlace #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:34.0/0:45:46.4 (0.2), mem = 3122.3M
Enable CTE adjustment.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2357.3M, totSessionCpu=0:07:34 **
**WARN: (IMPOPT-576):	324 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:34.0/0:45:46.5 (0.2), mem = 3122.3M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2362.1M, totSessionCpu=0:07:34 **
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3128.34 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57281 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57281
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57281 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.362854e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       179( 0.23%)         5( 0.01%)   ( 0.23%) 
[NR-eGR]  metal3 ( 3)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        20( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       213( 0.03%)         6( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190113 
[NR-eGR]  metal2   (2V)        140463  236484 
[NR-eGR]  metal3   (3H)        247621   75019 
[NR-eGR]  metal4   (4V)        110906    9378 
[NR-eGR]  metal5   (5H)         39669    7252 
[NR-eGR]  metal6   (6V)         42649     262 
[NR-eGR]  metal7   (7H)           647     190 
[NR-eGR]  metal8   (8V)          1323       4 
[NR-eGR]  metal9   (9H)             2       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       583280  518702 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 528155um
[NR-eGR] Total length: 583280um, number of vias: 518702
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 18424um, number of vias: 17212
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.46 sec, Real: 1.48 sec, Curr Mem: 3175.20 MB )
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'top' of instances=46910 and nets=57535 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3175.195M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3173.2)
Total number of fetched objects 60060
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3206.87 CPU=0:00:04.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3206.87 CPU=0:00:05.1 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:07.0 real=0:00:07.0 totSessionCpu=0:07:44 mem=3206.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.004  |
|           TNS (ns):| -0.008  |
|    Violating Paths:|    4    |
|          All Paths:|  11342  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.225%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 2347.9M, totSessionCpu=0:07:44 **
*** InitOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:10.2/0:00:10.2 (1.0), totSession cpu/real = 0:07:44.1/0:45:56.7 (0.2), mem = 3130.9M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 3130.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3130.9M) ***
GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:44.5/0:45:57.0 (0.2), mem = 3130.9M
Updated routing constraints on 1 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         15 | default  |
| metal7 (z=7)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:44.7/0:45:57.2 (0.2), mem = 3309.0M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:45.8/0:45:58.3 (0.2), mem = 3309.0M
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:07:46.7/0:45:59.2 (0.2), mem = 3239.0M

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:47.7/0:46:00.3 (0.2), mem = 3277.1M
*info: 1 clock net excluded
** GigaOpt Global Opt WNS Slack -0.004  TNS Slack -0.008 
+--------+--------+---------+------------+--------+------------------+---------+---------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
+--------+--------+---------+------------+--------+------------------+---------+---------------------------+
|  -0.004|  -0.008|   70.22%|   0:00:00.0| 3296.2M|nangate_view_setup|  default| acc_reg_out_reg[7]166/D   |
|   0.000|   0.000|   70.23%|   0:00:00.0| 3323.3M|                NA|       NA| NA                        |
+--------+--------+---------+------------+--------+------------------+---------+---------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=3323.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=3323.3M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         15 | default  |
| metal7 (z=7)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:07:49.6/0:46:02.1 (0.2), mem = 3241.2M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:49.9/0:46:02.4 (0.2), mem = 3298.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.23
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.23%|        -|   0.000|   0.000|   0:00:00.0| 3300.5M|
|   70.22%|        2|   0.000|   0.000|   0:00:02.0| 3324.1M|
|   70.22%|        0|   0.000|   0.000|   0:00:00.0| 3324.1M|
|   70.22%|        3|   0.000|   0.000|   0:00:01.0| 3324.1M|
|   70.20%|       21|   0.000|   0.000|   0:00:01.0| 3324.1M|
|   70.20%|        1|   0.000|   0.000|   0:00:00.0| 3324.1M|
|   70.20%|        0|   0.000|   0.000|   0:00:00.0| 3324.1M|
|   70.20%|        0|   0.000|   0.000|   0:00:00.0| 3324.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.20
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         15 | default  |
| metal7 (z=7)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:04.0) **
*** AreaOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:07:54.4/0:46:07.0 (0.2), mem = 3324.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=3243.02M, totSessionCpu=0:07:55).
*** IncrReplace #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:07:54.9/0:46:07.5 (0.2), mem = 3243.0M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  nangate_view_setup
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57268 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57268
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57268 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.309318e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       184( 0.23%)         3( 0.00%)   ( 0.24%) 
[NR-eGR]  metal3 ( 3)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4 ( 4)        29( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]  metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       232( 0.04%)         3( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.55 seconds, mem = 3301.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:03.9, real=0:00:04.0)***
Iteration  7: Total net bbox = 3.920e+05 (2.14e+05 1.78e+05)
              Est.  stn bbox = 4.929e+05 (2.65e+05 2.28e+05)
              cpu = 0:00:14.1 real = 0:00:14.0 mem = 3581.4M
Iteration  8: Total net bbox = 4.298e+05 (2.32e+05 1.98e+05)
              Est.  stn bbox = 5.375e+05 (2.87e+05 2.51e+05)
              cpu = 0:00:24.6 real = 0:00:25.0 mem = 3539.5M
Iteration  9: Total net bbox = 4.187e+05 (2.26e+05 1.93e+05)
              Est.  stn bbox = 5.254e+05 (2.80e+05 2.45e+05)
              cpu = 0:00:15.8 real = 0:00:16.0 mem = 3539.8M
Iteration 10: Total net bbox = 4.466e+05 (2.40e+05 2.07e+05)
              Est.  stn bbox = 5.553e+05 (2.96e+05 2.60e+05)
              cpu = 0:00:20.6 real = 0:00:21.0 mem = 3557.0M
Iteration 11: Total net bbox = 4.393e+05 (2.36e+05 2.03e+05)
              Est.  stn bbox = 5.462e+05 (2.90e+05 2.56e+05)
              cpu = 0:00:09.6 real = 0:00:10.0 mem = 3576.3M
Move report: Timing Driven Placement moves 46897 insts, mean move: 5.12 um, max move: 86.72 um 
	Max move on inst (FE_OCPC634_FE_OFN66_n14377): (176.13, 280.28) --> (103.38, 266.32)

Finished Incremental Placement (cpu=0:01:31, real=0:01:32, mem=3560.3M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting place_detail (0:09:27 mem=3560.3M) ***
Total net bbox length = 5.651e+05 (3.010e+05 2.640e+05) (ext = 9.635e+04)
Move report: Detail placement moves 46895 insts, mean move: 0.28 um, max move: 13.41 um 
	Max move on inst (U26632): (152.40, 269.20) --> (165.68, 269.08)
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 3551.6MB
Summary Report:
Instances move: 46895 (out of 46897 movable)
Instances flipped: 1
Mean displacement: 0.28 um
Max displacement: 13.41 um (Instance: U26632) (152.396, 269.201) -> (165.68, 269.08)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 5.263e+05 (2.647e+05 2.615e+05) (ext = 9.582e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 3551.6MB
*** Finished place_detail (0:09:30 mem=3551.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57268 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57268
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57268 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.292742e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       144( 0.18%)   ( 0.18%) 
[NR-eGR]  metal3 ( 3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        19( 0.02%)   ( 0.02%) 
[NR-eGR]  metal5 ( 5)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         8( 0.01%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         5( 0.01%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total       180( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.57 seconds, mem = 3472.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190085 
[NR-eGR]  metal2   (2V)        140837  235157 
[NR-eGR]  metal3   (3H)        246110   75497 
[NR-eGR]  metal4   (4V)        110563    8926 
[NR-eGR]  metal5   (5H)         36092    7105 
[NR-eGR]  metal6   (6V)         39983     204 
[NR-eGR]  metal7   (7H)           638     133 
[NR-eGR]  metal8   (8V)          1199       6 
[NR-eGR]  metal9   (9H)             3       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       575426  517113 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 526277um
[NR-eGR] Total length: 575426um, number of vias: 517113
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 17665um, number of vias: 17155
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.79 seconds, mem = 3488.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:37, real=0:01:38)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3265.0M)
Extraction called for design 'top' of instances=46897 and nets=57522 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3265.000M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:01:59, real = 0:02:00, mem = 2438.1M, totSessionCpu=0:09:33 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3273.12)
Total number of fetched objects 60047
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3312.85 CPU=0:00:04.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3312.85 CPU=0:00:05.0 REAL=0:00:05.0)
*** IncrReplace #1 [finish] (place_opt_design #2) : cpu/real = 0:01:45.1/0:01:46.4 (1.0), totSession cpu/real = 0:09:40.1/0:47:53.9 (0.2), mem = 3312.9M
*** Timing NOT met, worst failing slack is -0.018
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:09:41.4/0:47:55.3 (0.2), mem = 3328.9M
*info: 1 clock net excluded
** GigaOpt Optimizer WNS Slack -0.018 TNS Slack -0.608 Density 70.20
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.719| 0.000|
|reg2reg   |-0.018|-0.608|
|HEPG      |-0.018|-0.608|
|All Paths |-0.018|-0.608|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
|  -0.018|   -0.018|  -0.608|   -0.608|   70.20%|   0:00:00.0| 3363.9M|nangate_view_setup|  reg2reg| acc_reg_out_reg[3]108/D   |
|   0.000|    0.000|   0.000|    0.000|   70.21%|   0:00:01.0| 3537.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]129/D  |
|   0.004|    0.004|   0.000|    0.000|   70.22%|   0:00:01.0| 3537.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]159/D  |
|   0.009|    0.009|   0.000|    0.000|   70.25%|   0:00:01.0| 3537.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]114/D  |
|   0.009|    0.009|   0.000|    0.000|   70.25%|   0:00:00.0| 3537.1M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]114/D  |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.6 real=0:00:03.0 mem=3537.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:03.0 mem=3537.1M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.719|0.000|
|reg2reg   |0.009|0.000|
|HEPG      |0.009|0.000|
|All Paths |0.009|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 70.25
*** Starting place_detail (0:09:47 mem=3382.1M) ***
Total net bbox length = 5.267e+05 (2.650e+05 2.617e+05) (ext = 9.582e+04)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3382.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 186 insts, mean move: 0.61 um, max move: 2.92 um 
	Max move on inst (FE_RC_259_0): (259.35, 364.28) --> (257.83, 362.88)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3376.9MB
Summary Report:
Instances move: 186 (out of 46966 movable)
Instances flipped: 0
Mean displacement: 0.61 um
Max displacement: 2.92 um (Instance: FE_RC_259_0) (259.35, 364.28) -> (257.83, 362.88)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND2_X1
Total net bbox length = 5.268e+05 (2.650e+05 2.618e+05) (ext = 9.582e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3376.9MB
*** Finished place_detail (0:09:48 mem=3376.9M) ***
*** maximum move = 2.92 um ***
*** Finished re-routing un-routed nets (3367.9M) ***

*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=3383.9M) ***
** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 70.25
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.719|0.000|
|reg2reg   |0.009|0.000|
|HEPG      |0.009|0.000|
|All Paths |0.009|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         19 | default  |
| metal7 (z=7)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:06.9 real=0:00:07.0 mem=3383.9M) ***

*** WnsOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:07.8/0:00:07.8 (1.0), totSession cpu/real = 0:09:49.3/0:48:03.1 (0.2), mem = 3301.8M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #2) : totSession cpu/real = 0:09:49.8/0:48:03.6 (0.2), mem = 3359.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.25
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.25%|        -|   0.000|   0.000|   0:00:00.0| 3359.0M|
|   70.25%|        3|   0.000|   0.000|   0:00:01.0| 3382.6M|
|   70.25%|        9|   0.000|   0.000|   0:00:01.0| 3382.6M|
|   70.21%|       85|   0.000|   0.000|   0:00:01.0| 3382.6M|
|   70.21%|        2|   0.000|   0.000|   0:00:00.0| 3382.6M|
|   70.21%|        0|   0.000|   0.000|   0:00:00.0| 3382.6M|
|   70.21%|        0|   0.000|   0.000|   0:00:01.0| 3382.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 70.21
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         16 | default  |
| metal7 (z=7)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 271 skipped = 0, called in commitmove = 87, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:04.0) **
*** Starting place_detail (0:09:54 mem=3382.6M) ***
Total net bbox length = 5.267e+05 (2.650e+05 2.617e+05) (ext = 9.582e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3366.6MB
Summary Report:
Instances move: 0 (out of 46955 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.267e+05 (2.650e+05 2.617e+05) (ext = 9.582e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3366.6MB
*** Finished place_detail (0:09:54 mem=3366.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3366.6M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3382.6M) ***
*** AreaOpt #2 [finish] (place_opt_design #2) : cpu/real = 0:00:05.1/0:00:05.2 (1.0), totSession cpu/real = 0:09:54.9/0:48:08.8 (0.2), mem = 3382.6M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=3299.57M, totSessionCpu=0:09:55).
OPTC: user 20.0
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
*** DrvOpt #1 [begin] (place_opt_design #2) : totSession cpu/real = 0:09:55.2/0:48:09.1 (0.2), mem = 3299.6M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    13|    13|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.21%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       9|       0|       4| 70.21%| 0:00:00.0|  3380.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.21%| 0:00:00.0|  3380.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| metal4 (z=4)  |         17 | default  |
| metal7 (z=7)  |          3 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=3380.4M) ***

*** DrvOpt #1 [finish] (place_opt_design #2) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:09:57.2/0:48:11.1 (0.2), mem = 3300.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:09:57 mem=3300.3M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3300.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 10 insts, mean move: 0.91 um, max move: 2.09 um 
	Max move on inst (FE_OFC689_n21966): (214.51, 278.88) --> (216.60, 278.88)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3278.0MB
Summary Report:
Instances move: 10 (out of 46964 movable)
Instances flipped: 0
Mean displacement: 0.91 um
Max displacement: 2.09 um (Instance: FE_OFC689_n21966) (214.51, 278.88) -> (216.6, 278.88)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3278.0MB
*** Finished place_detail (0:09:58 mem=3278.0M) ***
Register exp ratio and priority group on 20 nets on 57583 nets : 
z=4 : 17 nets
z=7 : 3 nets

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=46964 and nets=57585 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3329.648M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3327.65)
Total number of fetched objects 60110
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3326.24 CPU=0:00:04.0 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3326.24 CPU=0:00:05.0 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:06.0 totSessionCpu=0:10:06 mem=3326.2M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57331 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57331
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57331 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.297754e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       145( 0.18%)   ( 0.18%) 
[NR-eGR]  metal3 ( 3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        23( 0.03%)   ( 0.03%) 
[NR-eGR]  metal5 ( 5)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         5( 0.01%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         4( 0.01%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total       182( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.55 sec, Real: 0.57 sec, Curr Mem: 3334.24 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:02:33, real = 0:02:34, mem = 2480.6M, totSessionCpu=0:10:07 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.003  |  0.719  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.214%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:02:34, real = 0:02:36, mem = 2480.9M, totSessionCpu=0:10:08 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.003 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         5575
Multi-Bit FF Count           :            0
Total Bit Count              :         5575
Total FF Count               :         5575
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     5000.215
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             5575                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         206.62            864          0.000 ns          0.003 ns  opt_design_prects
Disable CTE adjustment.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:02:36, real = 0:02:38, mem = 3201.4M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         324  %s : Net has unplaced terms or is connec...
*** Message Summary: 329 warning(s), 0 error(s)

*** place_opt_design #2 [finish] : cpu/real = 0:02:35.6/0:02:37.8 (1.0), totSession cpu/real = 0:10:09.3/0:48:24.0 (0.2), mem = 3201.4M
@innovus 59> set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}

1 {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
@innovus 60> source _5_CTS.tcl 

#@ Begin verbose source (pre): source _5_CTS.tcl 
@@file 1: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
@@file 2: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
@@file 3: create_clock_tree_spec -out_file top.spec
Creating clock tree spec for modes (timing configs): nangate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: top.spec
@@file 4: ccopt_design
#% Begin ccopt_design (date=08/01 11:45:17, mem=2342.6M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:10:14.0/0:50:10.9 (0.2), mem = 3175.9M
Runtime...
**INFO: User's settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                8.5
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
getAnalysisMode -cts                                           postCTS
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): nangate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 5575 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/nangate_constraint_mode was created. It contains 5575 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3191.5M, init mem=3191.5M)
*info: Placed = 46964         
*info: Unplaced = 0           
Placement Density:70.21%(97572/138965)
Placement Density (including fixed std cells):70.21%(97572/138965)
Finished check_place (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3191.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:21.7/0:50:18.6 (0.2), mem = 3191.5M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 5575 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 5575 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3175.48 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57331 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57331
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57331 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 5.297754e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       145( 0.18%)   ( 0.18%) 
[NR-eGR]  metal3 ( 3)         3( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        23( 0.03%)   ( 0.03%) 
[NR-eGR]  metal5 ( 5)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         5( 0.01%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         4( 0.01%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total       182( 0.03%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190252 
[NR-eGR]  metal2   (2V)        140627  235225 
[NR-eGR]  metal3   (3H)        246219   75539 
[NR-eGR]  metal4   (4V)        110724    9040 
[NR-eGR]  metal5   (5H)         36335    7162 
[NR-eGR]  metal6   (6V)         40148     192 
[NR-eGR]  metal7   (7H)           632     133 
[NR-eGR]  metal8   (8V)          1271       2 
[NR-eGR]  metal9   (9H)             1       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       575956  517545 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 526759um
[NR-eGR] Total length: 575956um, number of vias: 517545
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 17685um, number of vias: 17076
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.19 sec, Real: 1.21 sec, Curr Mem: 3231.86 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.3 real=0:00:01.3)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_buffer_cells is set for at least one object
    cts_inverter_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
  No private non-default attributes
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
  Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 138964.784um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner nangate_delay_corner_worst:setup, late and power domain auto-default:
  Slew time target (leaf):    0.071ns
  Slew time target (trunk):   0.071ns
  Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 518.605um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
  Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/nangate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       5575
  Delay constrained sinks:     5575
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner nangate_delay_corner_worst:setup.late:
  Skew target:                 0.040ns
Primary reporting skew groups are:
skew_group clk/nangate_constraint_mode with 5575 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.0 real=0:00:03.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
          Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
      hp wire lengths  : top=0.000um, trunk=1787.790um, leaf=5636.645um, total=7424.435um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUF_X32: 69 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:01.6 real=0:00:01.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:10:27 mem=3191.4M) ***
Total net bbox length = 5.340e+05 (2.686e+05 2.654e+05) (ext = 9.598e+04)
Move report: Detail placement moves 1191 insts, mean move: 1.01 um, max move: 8.40 um 
	Max move on inst (CTS_ccl_a_buf_00037): (268.28, 137.48) --> (268.28, 129.08)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3180.2MB
Summary Report:
Instances move: 1191 (out of 47033 movable)
Instances flipped: 0
Mean displacement: 1.01 um
Max displacement: 8.40 um (Instance: CTS_ccl_a_buf_00037) (268.28, 137.48) -> (268.28, 129.08)
	Length: 49 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X32
Total net bbox length = 5.347e+05 (2.689e+05 2.658e+05) (ext = 9.599e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3180.2MB
*** Finished place_detail (0:10:28 mem=3180.2M) ***
    ClockRefiner summary
    All clock instances: Moved 227, flipped 64 and cell swapped 0 (out of a total of 5644).
    The largest move was 8.4 um for CTS_ccl_a_buf_00037.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.7 real=0:00:01.7)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ---------------------------------
    Movement (um)     Number of cells
    ---------------------------------
    [2.47,3.9525)            7
    [3.9525,5.435)           0
    [5.435,6.9175)           4
    [6.9175,8.4)             1
    ---------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ------------------------------------------------------------------------------------------------------------------------------------------------------
         8.4         (268.280,137.480)    (268.280,129.080)    CTS_ccl_a_buf_00037 (a lib_cell BUF_X32) at (268.280,129.080), in power domain auto-default
         5.6         (47.500,257.880)     (47.500,252.280)     CTS_ccl_buf_00067 (a lib_cell BUF_X32) at (47.500,252.280), in power domain auto-default
         5.6         (266.760,137.480)    (266.760,131.880)    CTS_ccl_buf_00066 (a lib_cell BUF_X32) at (266.760,131.880), in power domain auto-default
         5.6         (47.500,257.880)     (47.500,263.480)     CTS_ccl_buf_00069 (a lib_cell BUF_X32) at (47.500,263.480), in power domain auto-default
         5.6         (266.760,137.480)    (266.760,143.080)    CTS_ccl_buf_00068 (a lib_cell BUF_X32) at (266.760,143.080), in power domain auto-default
         2.8         (75.430,257.880)     (75.430,255.080)     CTS_ccl_a_buf_00064 (a lib_cell BUF_X32) at (75.430,255.080), in power domain auto-default
         2.8         (266.760,137.480)    (266.760,140.280)    CTS_ccl_a_buf_00063 (a lib_cell BUF_X32) at (266.760,140.280), in power domain auto-default
         2.8         (212.420,75.880)     (212.420,73.080)     CTS_ccl_a_buf_00057 (a lib_cell BUF_X32) at (212.420,73.080), in power domain auto-default
         2.8         (320.720,295.680)    (320.720,292.880)    CTS_ccl_a_buf_00059 (a lib_cell BUF_X32) at (320.720,292.880), in power domain auto-default
         2.8         (292.220,295.680)    (292.220,292.880)    CTS_ccl_buf_00065 (a lib_cell BUF_X32) at (292.220,292.880), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:02.0 real=0:00:02.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
      cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=290.887fF, leaf=2014.438fF, total=2305.325fF
      wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
      hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUF_X32: 69 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.175, avg=0.139, sd=0.018], skew [0.078 vs 0.040*], 67% {0.115, 0.155} (wid=0.082 ws=0.074) (gid=0.108 gs=0.022)
    Skew group summary after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.097, max=0.175, avg=0.139, sd=0.018], skew [0.078 vs 0.040*], 67% {0.115, 0.155} (wid=0.082 ws=0.074) (gid=0.108 gs=0.022)
    Legalizer API calls during this step: 1565 succeeded with high effort: 1565 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:03.8 real=0:00:03.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        70 (unrouted=70, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 70 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 70 nets for routing of which 70 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 70 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 177722 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 177722
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57400 nets ( ignored 57330 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 70 clock nets ( 70 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 70
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 70 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.078580e+04um
[NR-eGR] Create a new net group with 53 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 53 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.574200e+04um
[NR-eGR] Create a new net group with 46 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 46 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.897480e+04um
[NR-eGR] Create a new net group with 46 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 46 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.220900e+04um
[NR-eGR] Create a new net group with 45 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 45 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.901200e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190390 
[NR-eGR]  metal2   (2V)        136881  232711 
[NR-eGR]  metal3   (3H)        247735   77110 
[NR-eGR]  metal4   (4V)        116416    9244 
[NR-eGR]  metal5   (5H)         37074    7158 
[NR-eGR]  metal6   (6V)         40144     192 
[NR-eGR]  metal7   (7H)           632     133 
[NR-eGR]  metal8   (8V)          1271       2 
[NR-eGR]  metal9   (9H)             1       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       580154  516940 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 534671um
[NR-eGR] Total length: 580154um, number of vias: 516940
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 21882um, number of vias: 16471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   5713 
[NR-eGR]  metal2   (2V)          3630   6326 
[NR-eGR]  metal3   (3H)          9393   4204 
[NR-eGR]  metal4   (4V)          8102    224 
[NR-eGR]  metal5   (5H)           754      4 
[NR-eGR]  metal6   (6V)             4      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21882  16471 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7881um
[NR-eGR] Total length: 21882um, number of vias: 16471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 21882um, number of vias: 16471
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.77 sec, Curr Mem: 3214.70 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=70, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:10:30.0/0:50:26.9 (0.2), mem = 3214.7M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 24680
[NR-eGR] Read 57400 nets ( ignored 70 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 57330
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57330 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.01% H + 0.06% V. EstWL: 5.145070e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       186( 0.24%)         1( 0.00%)   ( 0.24%) 
[NR-eGR]  metal3 ( 3)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4 ( 4)        64( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)        11( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       272( 0.04%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.53 seconds, mem = 3240.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190390 
[NR-eGR]  metal2   (2V)        136865  233104 
[NR-eGR]  metal3   (3H)        239168   77373 
[NR-eGR]  metal4   (4V)        108181   11887 
[NR-eGR]  metal5   (5H)         46186    9435 
[NR-eGR]  metal6   (6V)         48465     244 
[NR-eGR]  metal7   (7H)           667     142 
[NR-eGR]  metal8   (8V)          1519       0 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       581052  522575 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 534671um
[NR-eGR] Total length: 581052um, number of vias: 522575
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.74 seconds, mem = 3240.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:10:31.2/0:50:28.2 (0.2), mem = 3240.7M
    Congestion Repair done. (took cpu=0:00:01.3 real=0:00:01.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.5 real=0:00:02.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=47033 and nets=57654 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3240.695M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
    sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
    misc counts      : r=1, pp=0
    cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
    cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
    sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
    wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
    hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUF_X32: 69 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174, avg=0.138, sd=0.018], skew [0.075 vs 0.040*], 68.2% {0.120, 0.159} (wid=0.082 ws=0.074) (gid=0.106 gs=0.021)
  Skew group summary after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174, avg=0.138, sd=0.018], skew [0.075 vs 0.040*], 68.2% {0.120, 0.159} (wid=0.082 ws=0.074) (gid=0.106 gs=0.021)
  CongRepair After Initial Clustering done. (took cpu=0:00:03.1 real=0:00:03.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:07.0 real=0:00:07.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
      cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
      wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
      hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUF_X32: 69 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
      cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
      wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
      hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUF_X32: 69 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174, avg=0.138, sd=0.018], skew [0.075 vs 0.040*], 68.2% {0.120, 0.159} (wid=0.082 ws=0.074) (gid=0.106 gs=0.021)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174, avg=0.138, sd=0.018], skew [0.075 vs 0.040*], 68.2% {0.120, 0.159} (wid=0.082 ws=0.074) (gid=0.106 gs=0.021)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
      cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
      wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
      hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUF_X32: 69 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
      cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
      wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
      hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUF_X32: 69 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
      cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
      wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
      hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUF_X32: 69 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
      cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=291.038fF, leaf=2006.505fF, total=2297.544fF
      wire lengths     : top=0.000um, trunk=2648.679um, leaf=18569.662um, total=21218.341um
      hp wire lengths  : top=0.000um, trunk=1827.040um, leaf=5662.260um, total=7489.300um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.071ns count=14 avg=0.025ns sd=0.014ns min=0.007ns max=0.051ns {13 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.025ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUF_X32: 69 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.098, max=0.174], skew [0.075 vs 0.040*]
    Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=880.194um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=880.194um^2
      cell capacitance : b=1626.033fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1626.033fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=282.347fF, leaf=2009.510fF, total=2291.856fF
      wire lengths     : top=0.000um, trunk=2571.224um, leaf=18598.754um, total=21169.978um
      hp wire lengths  : top=0.000um, trunk=1926.370um, leaf=5690.495um, total=7616.865um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.071ns count=14 avg=0.022ns sd=0.013ns min=0.007ns max=0.042ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.029ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUF_X32: 66 BUF_X16: 3 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.152, avg=0.129, sd=0.012], skew [0.052 vs 0.040*], 92.1% {0.110, 0.150} (wid=0.061 ws=0.051) (gid=0.102 gs=0.024)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.152, avg=0.129, sd=0.012], skew [0.052 vs 0.040*], 92.1% {0.110, 0.150} (wid=0.061 ws=0.051) (gid=0.102 gs=0.024)
    Legalizer API calls during this step: 687 succeeded with high effort: 687 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:03.1 real=0:00:03.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:03.5 real=0:00:03.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:10.7 real=0:00:10.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=880.194um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=880.194um^2
      cell capacitance : b=1626.033fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1626.033fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=282.347fF, leaf=2009.510fF, total=2291.856fF
      wire lengths     : top=0.000um, trunk=2571.224um, leaf=18598.754um, total=21169.978um
      hp wire lengths  : top=0.000um, trunk=1926.370um, leaf=5690.495um, total=7616.865um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.071ns count=14 avg=0.022ns sd=0.013ns min=0.007ns max=0.042ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.029ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUF_X32: 66 BUF_X16: 3 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.152], skew [0.052 vs 0.040*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.152], skew [0.052 vs 0.040*]
    Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=516.306um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=516.306um^2
      cell capacitance : b=926.774fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=926.774fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=281.512fF, leaf=2009.154fF, total=2290.666fF
      wire lengths     : top=0.000um, trunk=2560.624um, leaf=18597.725um, total=21158.349um
      hp wire lengths  : top=0.000um, trunk=1926.370um, leaf=5690.495um, total=7616.865um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.071ns count=14 avg=0.015ns sd=0.007ns min=0.006ns max=0.029ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.029ns sd=0.009ns min=0.015ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: BUF_X32: 24 BUF_X16: 15 BUF_X8: 30 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.148], skew [0.048 vs 0.040*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.100, max=0.148], skew [0.048 vs 0.040*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=410.970um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=410.970um^2
      cell capacitance : b=729.491fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=729.491fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=280.874fF, leaf=2008.932fF, total=2289.806fF
      wire lengths     : top=0.000um, trunk=2555.559um, leaf=18595.915um, total=21151.474um
      hp wire lengths  : top=0.000um, trunk=1926.370um, leaf=5690.495um, total=7616.865um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.071ns count=14 avg=0.013ns sd=0.007ns min=0.006ns max=0.027ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.032ns sd=0.008ns min=0.015ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: BUF_X32: 14 BUF_X16: 12 BUF_X8: 43 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.101, max=0.147], skew [0.046 vs 0.040*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.101, max=0.147], skew [0.046 vs 0.040*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=356.706um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=356.706um^2
      cell capacitance : b=630.600fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=630.600fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=280.493fF, leaf=2008.696fF, total=2289.188fF
      wire lengths     : top=0.000um, trunk=2550.943um, leaf=18593.315um, total=21144.259um
      hp wire lengths  : top=0.000um, trunk=1926.370um, leaf=5690.495um, total=7616.865um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.071ns count=14 avg=0.015ns sd=0.008ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.007ns min=0.015ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUF_X32: 10 BUF_X16: 7 BUF_X8: 52 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.153], skew [0.046 vs 0.040*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.153], skew [0.046 vs 0.040*]
    Legalizer API calls during this step: 677 succeeded with high effort: 677 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:03.6 real=0:00:03.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=356.706um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=356.706um^2
      cell capacitance : b=630.600fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=630.600fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=283.733fF, leaf=2008.696fF, total=2292.429fF
      wire lengths     : top=0.000um, trunk=2580.898um, leaf=18593.315um, total=21174.213um
      hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.071ns count=14 avg=0.014ns sd=0.007ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.007ns min=0.015ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUF_X32: 10 BUF_X16: 7 BUF_X8: 52 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.136, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.050 ws=0.043) (gid=0.122 gs=0.029)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.136, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.050 ws=0.043) (gid=0.122 gs=0.029)
    Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:04.1 real=0:00:04.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 71 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=356.706um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=356.706um^2
          cell capacitance : b=630.600fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=630.600fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=283.733fF, leaf=2008.696fF, total=2292.429fF
          wire lengths     : top=0.000um, trunk=2580.898um, leaf=18593.315um, total=21174.213um
          hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.071ns count=14 avg=0.014ns sd=0.007ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.007ns min=0.015ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUF_X32: 10 BUF_X16: 7 BUF_X8: 52 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
          cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
          wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
          hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUF_X16: 6 BUF_X8: 63 
        Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
          cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
          wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
          hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X16: 6 BUF_X8: 63 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
      cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
      wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
      hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUF_X16: 6 BUF_X8: 63 
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
    sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
    misc counts      : r=1, pp=0
    cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
    cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
    sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
    wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
    hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUF_X16: 6 BUF_X8: 63 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
      cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
      wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
      hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUF_X16: 6 BUF_X8: 63 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
          cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
          wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
          hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X16: 6 BUF_X8: 63 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
      cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
      wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
      hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUF_X16: 6 BUF_X8: 63 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
      cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
      wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
      hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUF_X16: 6 BUF_X8: 63 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151], skew [0.035 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
      cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
      wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
      hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUF_X16: 6 BUF_X8: 63 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151, avg=0.136, sd=0.006], skew [0.035 vs 0.040], 100% {0.116, 0.151} (wid=0.050 ws=0.043) (gid=0.117 gs=0.017)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.116, max=0.151, avg=0.136, sd=0.006], skew [0.035 vs 0.040], 100% {0.116, 0.151} (wid=0.050 ws=0.043) (gid=0.117 gs=0.017)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:01.5 real=0:00:01.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
    sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
    misc counts      : r=1, pp=0
    cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
    cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
    sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
    wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
    hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUF_X16: 6 BUF_X8: 63 
  Primary reporting skew groups before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.153], skew [0.034 vs 0.040]
  Skew group summary before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.153], skew [0.034 vs 0.040]
  Merging balancing drivers for power...
    Tried: 71 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
      cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
      wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
      hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUF_X16: 6 BUF_X8: 63 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.153], skew [0.034 vs 0.040]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.153], skew [0.034 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
      cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=283.626fF, leaf=2008.753fF, total=2292.379fF
      wire lengths     : top=0.000um, trunk=2576.418um, leaf=18595.459um, total=21171.877um
      hp wire lengths  : top=0.000um, trunk=1948.600um, leaf=5690.495um, total=7639.095um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.028ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.047ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUF_X16: 6 BUF_X8: 63 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.153, avg=0.137, sd=0.006], skew [0.034 vs 0.040], 100% {0.119, 0.153} (wid=0.050 ws=0.043) (gid=0.120 gs=0.017)
    Skew group summary after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.153, avg=0.137, sd=0.006], skew [0.034 vs 0.040], 100% {0.119, 0.153} (wid=0.050 ws=0.043) (gid=0.120 gs=0.017)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 478 succeeded with high effort: 478 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.7)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 966 succeeded with high effort: 966 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.9 real=0:00:01.9)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 398 succeeded with high effort: 398 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.6)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 966 succeeded with high effort: 966 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.8 real=0:00:01.8)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=257.754um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=257.754um^2
      cell capacitance : b=443.831fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=443.831fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=239.623fF, leaf=1985.404fF, total=2225.027fF
      wire lengths     : top=0.000um, trunk=2186.287um, leaf=18381.838um, total=20568.124um
      hp wire lengths  : top=0.000um, trunk=1766.070um, leaf=5705.970um, total=7472.040um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.029ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.002ns min=0.033ns max=0.044ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUF_X16: 6 BUF_X8: 63 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.149, avg=0.134, sd=0.006], skew [0.035 vs 0.040], 100% {0.114, 0.149} (wid=0.043 ws=0.038) (gid=0.118 gs=0.020)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.149, avg=0.134, sd=0.006], skew [0.035 vs 0.040], 100% {0.114, 0.149} (wid=0.043 ws=0.038) (gid=0.118 gs=0.020)
    Legalizer API calls during this step: 2808 succeeded with high effort: 2808 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:05.1 real=0:00:05.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=5443.710fF fall=5044.542fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=5432.655fF fall=5034.387fF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=251.370um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=251.370um^2
      cell capacitance : b=432.776fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=432.776fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=239.983fF, leaf=1985.404fF, total=2225.387fF
      wire lengths     : top=0.000um, trunk=2189.881um, leaf=18381.838um, total=20571.719um
      hp wire lengths  : top=0.000um, trunk=1766.070um, leaf=5705.970um, total=7472.040um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.029ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.002ns min=0.033ns max=0.044ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUF_X16: 5 BUF_X8: 62 BUF_X4: 2 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.136, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.042 ws=0.037) (gid=0.123 gs=0.021)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.136, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.042 ws=0.037) (gid=0.123 gs=0.021)
    Legalizer API calls during this step: 173 succeeded with high effort: 173 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=251.370um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=251.370um^2
      cell capacitance : b=432.776fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=432.776fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=239.983fF, leaf=1985.404fF, total=2225.387fF
      wire lengths     : top=0.000um, trunk=2189.881um, leaf=18381.838um, total=20571.719um
      hp wire lengths  : top=0.000um, trunk=1766.070um, leaf=5705.970um, total=7472.040um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.029ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.002ns min=0.033ns max=0.044ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUF_X16: 5 BUF_X8: 62 BUF_X4: 2 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.136, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.042 ws=0.037) (gid=0.123 gs=0.021)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.136, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.042 ws=0.037) (gid=0.123 gs=0.021)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 53 succeeded with high effort: 53 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=5, computed=64, moveTooSmall=62, resolved=0, predictFail=15, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=21, ignoredLeafDriver=0, worse=223, accepted=14
        Max accepted move=26.690um, total accepted move=179.050um, average move=12.789um
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=5, computed=64, moveTooSmall=66, resolved=0, predictFail=16, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=256, accepted=5
        Max accepted move=17.370um, total accepted move=55.560um, average move=11.112um
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=5, computed=64, moveTooSmall=63, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=20, ignoredLeafDriver=0, worse=269, accepted=1
        Max accepted move=4.700um, total accepted move=4.700um, average move=4.700um
        Legalizer API calls during this step: 873 succeeded with high effort: 873 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.4 real=0:00:01.4)
      Global shorten wires A1...
        Legalizer API calls during this step: 67 succeeded with high effort: 67 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=60, computed=9, moveTooSmall=95, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=10, accepted=1
        Max accepted move=3.560um, total accepted move=3.560um, average move=3.560um
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=61, computed=8, moveTooSmall=94, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=10, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 314 succeeded with high effort: 314 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - branch...
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=0, computed=69, moveTooSmall=0, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=77, accepted=1
        Max accepted move=0.190um, total accepted move=0.190um, average move=0.190um
        Move for wirelength. considered=70, filtered=70, permitted=69, cannotCompute=66, computed=3, moveTooSmall=0, resolved=0, predictFail=108, currentlyIllegal=0, legalizationFail=2, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 85 succeeded with high effort: 85 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
        sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
        misc counts      : r=1, pp=0
        cell areas       : b=251.370um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=251.370um^2
        cell capacitance : b=432.776fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=432.776fF
        sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=227.297fF, leaf=1989.935fF, total=2217.232fF
        wire lengths     : top=0.000um, trunk=2073.673um, leaf=18419.696um, total=20493.369um
        hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.033ns max=0.044ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUF_X16: 5 BUF_X8: 62 BUF_X4: 2 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.135, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.041 ws=0.035) (gid=0.122 gs=0.019)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.135, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.041 ws=0.035) (gid=0.122 gs=0.019)
      Legalizer API calls during this step: 1419 succeeded with high effort: 1419 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.1 real=0:00:02.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 71 , Succeeded = 1 , Constraints Broken = 68 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=251.370um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=251.370um^2
      cell capacitance : b=432.776fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=432.776fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=227.102fF, leaf=1989.959fF, total=2217.061fF
      wire lengths     : top=0.000um, trunk=2071.893um, leaf=18419.971um, total=20491.864um
      hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.006ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.033ns max=0.044ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUF_X16: 5 BUF_X8: 62 BUF_X4: 2 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.135, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.041 ws=0.035) (gid=0.122 gs=0.019)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.112, max=0.151, avg=0.135, sd=0.007], skew [0.039 vs 0.040], 100% {0.112, 0.151} (wid=0.041 ws=0.035) (gid=0.122 gs=0.019)
    Legalizer API calls during this step: 1419 succeeded with high effort: 1419 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.5 real=0:00:02.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=7649.716fF fall=7251.448fF), of which (rise=2217.061fF fall=2217.061fF) is wire, and (rise=5432.655fF fall=5034.387fF) is gate.
  Stage::Polishing done. (took cpu=0:00:08.9 real=0:00:09.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 69 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:10:50 mem=3183.9M) ***
Total net bbox length = 5.345e+05 (2.688e+05 2.657e+05) (ext = 9.608e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3183.9MB
Summary Report:
Instances move: 0 (out of 47033 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.345e+05 (2.688e+05 2.657e+05) (ext = 9.608e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3183.9MB
*** Finished place_detail (0:10:51 mem=3183.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5644).
  Restoring place_status_cts on 69 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:14.9 real=0:00:15.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        70 (unrouted=70, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 70 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 70 nets for routing of which 70 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 70 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 177722 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 177722
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57400 nets ( ignored 57330 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 70 clock nets ( 70 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 70
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 70 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.017960e+04um
[NR-eGR] Create a new net group with 56 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 56 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.632860e+04um
[NR-eGR] Create a new net group with 48 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 48 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.065200e+04um
[NR-eGR] Create a new net group with 48 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 48 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.496840e+04um
[NR-eGR] Create a new net group with 48 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 48 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.385740e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190390 
[NR-eGR]  metal2   (2V)        136904  233113 
[NR-eGR]  metal3   (3H)        238700   77319 
[NR-eGR]  metal4   (4V)        107854   11933 
[NR-eGR]  metal5   (5H)         46381    9445 
[NR-eGR]  metal6   (6V)         48497     244 
[NR-eGR]  metal7   (7H)           667     142 
[NR-eGR]  metal8   (8V)          1519       0 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       580522  522586 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 534518um
[NR-eGR] Total length: 580522um, number of vias: 522586
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 21352um, number of vias: 16482
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   5713 
[NR-eGR]  metal2   (2V)          3668   6335 
[NR-eGR]  metal3   (3H)          8924   4150 
[NR-eGR]  metal4   (4V)          7775    270 
[NR-eGR]  metal5   (5H)           949     14 
[NR-eGR]  metal6   (6V)            35      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21352  16482 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7634um
[NR-eGR] Total length: 21352um, number of vias: 16482
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 21352um, number of vias: 16482
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.66 sec, Real: 0.68 sec, Curr Mem: 3214.23 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.7 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=70, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.9 real=0:00:00.9)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=47033 and nets=57654 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3214.227M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=251.370um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=251.370um^2
          cell capacitance : b=432.776fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=432.776fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=231.919fF, leaf=2014.062fF, total=2245.981fF
          wire lengths     : top=0.000um, trunk=2108.878um, leaf=19242.780um, total=21351.658um
          hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.071ns count=14 avg=0.013ns sd=0.005ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.033ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUF_X16: 5 BUF_X8: 62 BUF_X4: 2 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.150, avg=0.134, sd=0.006], skew [0.036 vs 0.040], 100% {0.114, 0.150} (wid=0.036 ws=0.031) (gid=0.123 gs=0.017)
        Skew group summary eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.150, avg=0.134, sd=0.006], skew [0.036 vs 0.040], 100% {0.114, 0.150} (wid=0.036 ws=0.031) (gid=0.123 gs=0.017)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
            sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
            misc counts      : r=1, pp=0
            cell areas       : b=251.370um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=251.370um^2
            cell capacitance : b=432.776fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=432.776fF
            sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=231.919fF, leaf=2014.062fF, total=2245.981fF
            wire lengths     : top=0.000um, trunk=2108.878um, leaf=19242.780um, total=21351.658um
            hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.071ns count=14 avg=0.013ns sd=0.005ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.033ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUF_X16: 5 BUF_X8: 62 BUF_X4: 2 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.150], skew [0.036 vs 0.040]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.150], skew [0.036 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 136 long paths. The largest offset applied was 0.003ns.
            
            
            Skew Group Offsets:
            
            ---------------------------------------------------------------------------------------------------------
            Skew Group                     Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                           Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            ---------------------------------------------------------------------------------------------------------
            clk/nangate_constraint_mode    5575       136        2.439%      0.003ns       0.150ns         0.147ns
            ---------------------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000         7
              0.000      and above     129
            -------------------------------
            
            Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 2, numUnchanged = 44, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 24
          CCOpt-eGRPC Downsizing: considered: 46, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 46, unsuccessful: 0, sized: 2
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 2
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
            sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
            misc counts      : r=1, pp=0
            cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
            cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
            sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=231.919fF, leaf=2014.062fF, total=2245.981fF
            wire lengths     : top=0.000um, trunk=2108.878um, leaf=19242.780um, total=21351.658um
            hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.033ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.150], skew [0.031 vs 0.040]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.150], skew [0.031 vs 0.040]
          Legalizer API calls during this step: 51 succeeded with high effort: 51 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 70, tested: 70, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
            sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
            misc counts      : r=1, pp=0
            cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
            cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
            sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=231.919fF, leaf=2014.062fF, total=2245.981fF
            wire lengths     : top=0.000um, trunk=2108.878um, leaf=19242.780um, total=21351.658um
            hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.033ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.150], skew [0.031 vs 0.040]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.150], skew [0.031 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
          cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=231.919fF, leaf=2014.062fF, total=2245.981fF
          wire lengths     : top=0.000um, trunk=2108.878um, leaf=19242.780um, total=21351.658um
          hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.740um, total=7453.550um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.033ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.150, avg=0.135, sd=0.005], skew [0.031 vs 0.040], 100% {0.119, 0.150} (wid=0.036 ws=0.031) (gid=0.123 gs=0.017)
        Skew group summary before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.150, avg=0.135, sd=0.005], skew [0.031 vs 0.040], 100% {0.119, 0.150} (wid=0.036 ws=0.031) (gid=0.123 gs=0.017)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 69 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:10:53 mem=3185.4M) ***
Total net bbox length = 5.345e+05 (2.688e+05 2.657e+05) (ext = 9.608e+04)
Move report: Detail placement moves 319 insts, mean move: 0.73 um, max move: 3.49 um 
	Max move on inst (U22130): (277.21, 45.08) --> (279.30, 46.48)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3179.1MB
Summary Report:
Instances move: 319 (out of 47033 movable)
Instances flipped: 0
Mean displacement: 0.73 um
Max displacement: 3.49 um (Instance: U22130) (277.21, 45.08) -> (279.3, 46.48)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
Total net bbox length = 5.346e+05 (2.689e+05 2.658e+05) (ext = 9.608e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3179.1MB
*** Finished place_detail (0:10:54 mem=3179.1M) ***
  ClockRefiner summary
  All clock instances: Moved 28, flipped 0 and cell swapped 0 (out of a total of 5644).
  The largest move was 0.95 um for acc_reg_out_reg[13]33.
  Restoring place_status_cts on 69 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.4 real=0:00:01.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:03.8 real=0:00:03.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=70, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 70 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 70 nets for routing of which 70 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 70 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 177722 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 177722
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57400 nets ( ignored 57330 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 70 clock nets ( 70 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 70
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 70 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.019640e+04um
[NR-eGR] Create a new net group with 56 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 56 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.635520e+04um
[NR-eGR] Create a new net group with 47 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 47 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 5.037620e+04um
[NR-eGR] Create a new net group with 47 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 47 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.439300e+04um
[NR-eGR] Create a new net group with 47 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 47 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.268000e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190390 
[NR-eGR]  metal2   (2V)        136906  233115 
[NR-eGR]  metal3   (3H)        238710   77325 
[NR-eGR]  metal4   (4V)        107855   11930 
[NR-eGR]  metal5   (5H)         46374    9445 
[NR-eGR]  metal6   (6V)         48497     244 
[NR-eGR]  metal7   (7H)           667     142 
[NR-eGR]  metal8   (8V)          1519       0 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       580527  522591 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 534649um
[NR-eGR] Total length: 580527um, number of vias: 522591
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 21358um, number of vias: 16487
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   5713 
[NR-eGR]  metal2   (2V)          3670   6337 
[NR-eGR]  metal3   (3H)          8935   4156 
[NR-eGR]  metal4   (4V)          7775    267 
[NR-eGR]  metal5   (5H)           942     14 
[NR-eGR]  metal6   (6V)            35      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21358  16487 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7634um
[NR-eGR] Total length: 21358um, number of vias: 16487
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 21358um, number of vias: 16487
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.70 sec, Real: 0.72 sec, Curr Mem: 3207.44 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 70 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Fri Aug  1 11:45:59 2025
#
#num needed restored net=0
#need_extraction net=0 (total=57654)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 21358 um.
#Total half perimeter of net bounding box = 7673 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 3670 um.
#Total wire length on LAYER metal3 = 8935 um.
#Total wire length on LAYER metal4 = 7775 um.
#Total wire length on LAYER metal5 = 942 um.
#Total wire length on LAYER metal6 = 35 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16487
#Up-Via Summary (total 16487):
#           
#-----------------------
# metal1           5713
# metal2           6337
# metal3           4156
# metal4            267
# metal5             14
#-----------------------
#                 16487 
#
#Start routing data preparation on Fri Aug  1 11:45:59 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 57652 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2411.67 (MB), peak = 2908.85 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2416.08 (MB), peak = 2908.85 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 57652 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#Largest net has 5576 pins
#  
# #pin range           #net       %
#------------------------------------
#          2           41210 ( 71.5%)
#          3            8237 ( 14.3%)
#          4            1122 (  1.9%)
#          5            1666 (  2.9%)
#          6              88 (  0.2%)
#          7             319 (  0.6%)
#          8            1245 (  2.2%)
#          9             396 (  0.7%)
#  10  -  19            2856 (  5.0%)
#  20  -  29              73 (  0.1%)
#  30  -  39              30 (  0.1%)
#  40  -  49              48 (  0.1%)
#  50  -  59              26 (  0.0%)
#  60  -  69              16 (  0.0%)
#  70  -  79               3 (  0.0%)
#  90  -  99               8 (  0.0%)
#  100 - 199              56 (  0.1%)
#     >=2000               1 (  0.0%)
#
#Total: 57654 nets, 57400 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed           70 ( 0.1%)
#  Clock                         70
#  Extra space                   70
#  Prefer layer range         57400
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#            -------           metal8*      57330 ( 99.9%)
#             metal3           metal4          70 (  0.1%)
#
#70 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 18.66 (MB)
#Total memory = 2529.78 (MB)
#Peak memory = 2908.85 (MB)
#End Line Assignment: cpu:00:00:02, real:00:00:02, mem:2.5 GB, peak:2.8 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 20704 um.
#Total half perimeter of net bounding box = 7673 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 3309 um.
#Total wire length on LAYER metal3 = 8894 um.
#Total wire length on LAYER metal4 = 7625 um.
#Total wire length on LAYER metal5 = 850 um.
#Total wire length on LAYER metal6 = 26 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16144
#Up-Via Summary (total 16144):
#           
#-----------------------
# metal1           5713
# metal2           6899
# metal3           3321
# metal4            203
# metal5              8
#-----------------------
#                 16144 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 51.38 (MB)
#Total memory = 2455.97 (MB)
#Peak memory = 2908.85 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 57652 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 57652 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 57652 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 57652 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        1        3        4
#	Totals        1        3        4
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2443.03 (MB), peak = 2908.85 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2444.02 (MB), peak = 2908.85 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 70
#Total wire length = 21231 um.
#Total half perimeter of net bounding box = 7673 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 1425 um.
#Total wire length on LAYER metal3 = 9763 um.
#Total wire length on LAYER metal4 = 9168 um.
#Total wire length on LAYER metal5 = 849 um.
#Total wire length on LAYER metal6 = 25 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16160
#Up-Via Summary (total 16160):
#           
#-----------------------
# metal1           5712
# metal2           5581
# metal3           4659
# metal4            201
# metal5              7
#-----------------------
#                 16160 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = -11.96 (MB)
#Total memory = 2444.02 (MB)
#Peak memory = 2908.85 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = -11.96 (MB)
#Total memory = 2444.02 (MB)
#Peak memory = 2908.85 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = -0.93 (MB)
#Total memory = 2455.04 (MB)
#Peak memory = 2908.85 (MB)
#Number of warnings = 1
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Aug  1 11:46:16 2025
#
        NanoRoute done. (took cpu=0:00:17.3 real=0:00:17.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 70 net(s)
Set FIXED placed status on 69 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3248.34 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 20600
[NR-eGR] Read 57400 nets ( ignored 70 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 57330
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57330 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.07% V. EstWL: 5.146456e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       161( 0.20%)         1( 0.00%)   ( 0.21%) 
[NR-eGR]  metal3 ( 3)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4 ( 4)        37( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       219( 0.04%)         1( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             1  190389 
[NR-eGR]  metal2   (2V)        135632  232461 
[NR-eGR]  metal3   (3H)        239554   77500 
[NR-eGR]  metal4   (4V)        107709   11972 
[NR-eGR]  metal5   (5H)         46275    9605 
[NR-eGR]  metal6   (6V)         49301     255 
[NR-eGR]  metal7   (7H)           735     137 
[NR-eGR]  metal8   (8V)          1320       0 
[NR-eGR]  metal9   (9H)             0       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       580528  522319 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 534649um
[NR-eGR] Total length: 580528um, number of vias: 522319
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.18 sec, Real: 1.20 sec, Curr Mem: 3304.71 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.2 real=0:00:01.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:19.6 real=0:00:19.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=47033 and nets=57654 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3304.711M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
    sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
    misc counts      : r=1, pp=0
    cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
    cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
    sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
    wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
    hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
  Skew group summary after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
  CCOpt::Phase::Routing done. (took cpu=0:00:20.1 real=0:00:20.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 70, tested: 70, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
        sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
        misc counts      : r=1, pp=0
        cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
        cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
        sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
        wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
        hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148], skew [0.029 vs 0.040]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148], skew [0.029 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 70, tested: 70, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
        sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
        misc counts      : r=1, pp=0
        cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
        cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
        sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
        wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
        hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148], skew [0.029 vs 0.040]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148], skew [0.029 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 70, nets tested: 70, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
      cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
      wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
      hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
        sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
        misc counts      : r=1, pp=0
        cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
        cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
        sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
        wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
        hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=70, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57584 (unrouted=254, trialRouted=57330, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
    sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
    misc counts      : r=1, pp=0
    cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
    cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
    sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
    wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
    hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
  Skew group summary after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    69      244.986      422.261
  Inverters                   0        0.000        0.000
  Integrated Clock Gates      0        0.000        0.000
  Discrete Clock Gates        0        0.000        0.000
  Clock Logic                 0        0.000        0.000
  All                        69      244.986      422.261
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             5575
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               5575
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      2101.723
  Leaf      19129.285
  Total     21231.008
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1681.810
  Leaf        5772.120
  Total       7453.930
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------------
  Type     Gate        Wire        Total
  -----------------------------------------
  Top         0.000       0.000       0.000
  Trunk     422.261     230.903     653.164
  Leaf     4999.879    2042.419    7042.298
  Total    5422.140    2273.322    7695.462
  -----------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------
  Total       Average    Std. Dev.    Min      Max
  --------------------------------------------------
  4999.873     0.897       0.001      0.884    0.897
  --------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.071      14       0.013       0.006      0.005    0.026    {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  Leaf        0.071      56       0.035       0.002      0.033    0.040    {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  BUF_X16    buffer      3        19.950
  BUF_X8     buffer     64       221.312
  BUF_X4     buffer      2         3.724
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.119     0.148     0.029       0.040         0.028           0.021           0.135        0.005     100% {0.119, 0.148}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.119     0.148     0.029       0.040         0.028           0.021           0.135        0.005     100% {0.119, 0.148}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3366.41)
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60179
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60179
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3384.17 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3384.17 CPU=0:00:02.7 REAL=0:00:02.0)
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.142825
	 Executing: set_clock_latency -source -early -max -rise -0.142825 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.142825
	 Executing: set_clock_latency -source -late -max -rise -0.142825 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.132512
	 Executing: set_clock_latency -source -early -max -fall -0.132512 [get_pins clk]
	Clock: clk, View: nangate_view_setup, Ideal Latency: 0, Propagated Latency: 0.132512
	 Executing: set_clock_latency -source -late -max -fall -0.132512 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.100831
	 Executing: set_clock_latency -source -early -min -rise -0.100831 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.100831
	 Executing: set_clock_latency -source -late -min -rise -0.100831 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0908347
	 Executing: set_clock_latency -source -early -min -fall -0.0908347 [get_pins clk]
	Clock: clk, View: nangate_view_hold, Ideal Latency: 0, Propagated Latency: 0.0908347
	 Executing: set_clock_latency -source -late -min -fall -0.0908347 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:05.7 real=0:00:05.7)
Clock DAG stats after update timingGraph:
  cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
  sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
  misc counts      : r=1, pp=0
  cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
  cell capacitance : b=422.261fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=422.261fF
  sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
  wire capacitance : top=0.000fF, trunk=230.903fF, leaf=2042.419fF, total=2273.322fF
  wire lengths     : top=0.000um, trunk=2101.723um, leaf=19129.285um, total=21231.008um
  hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5772.120um, total=7453.930um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.071ns count=14 avg=0.013ns sd=0.006ns min=0.005ns max=0.026ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.033ns max=0.040ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
Primary reporting skew groups after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
Skew group summary after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.119, max=0.148, avg=0.135, sd=0.005], skew [0.029 vs 0.040], 100% {0.119, 0.148} (wid=0.033 ws=0.028) (gid=0.123 gs=0.018)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:05.8 real=0:00:05.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:01:07 real=0:01:08)
Runtime Summary
===============
Clock Runtime:  (44%) Core CTS          26.56 (Init 1.95, Construction 6.20, Implementation 14.79, eGRPC 1.28, PostConditioning 0.84, Other 1.51)
Clock Runtime:  (39%) CTS services      23.56 (RefinePlace 3.29, EarlyGlobalClock 1.99, NanoRoute 17.33, ExtractRC 0.95, TimingAnalysis 0.00)
Clock Runtime:  (16%) Other CTS          9.86 (Init 1.62, CongRepair/EGR-DP 2.52, TimingUpdate 5.72, Other 0.00)
Clock Runtime: (100%) Total             59.98

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:59.8/0:01:00.0 (1.0), totSession cpu/real = 0:11:21.5/0:51:18.6 (0.2), mem = 3225.0M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2435.5M, totSessionCpu=0:11:22 **
**WARN: (IMPOPT-576):	324 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:21.6/0:51:18.7 (0.2), mem = 3217.0M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:02, real = 0:00:02, mem = 2469.4M, totSessionCpu=0:11:24 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3246.8M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3441.8)
Total number of fetched objects 60179
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3437.32 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3437.32 CPU=0:00:05.8 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:11:32 mem=3437.3M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.028  | -0.028  |  0.738  |
|           TNS (ns):| -2.523  | -2.523  |  0.000  |
|    Violating Paths:|   396   |   396   |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.390%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 2595.3M, totSessionCpu=0:11:32 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:10.9/0:00:10.9 (1.0), totSession cpu/real = 0:11:32.4/0:51:29.5 (0.2), mem = 3356.3M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:34.1/0:51:31.2 (0.2), mem = 3356.3M
+--------+---------+--------+---------+--------+--------+--------+------------+--------+
|  WNS   | All WNS |  TNS   | All TNS | metal4 | metal7 | metal9 | Real Time  |  Mem   |
+--------+---------+--------+---------+--------+--------+--------+------------+--------+
|  -0.028|   -0.028|  -2.500|   -2.500|      17|       3|       0|   0:00:00.0| 3356.32|
|  -0.028|   -0.028|  -2.700|   -2.700|      18|       2|       0|   0:00:00.0| 3434.08|
+--------+---------+--------+---------+--------+--------+--------+------------+--------+

Updated routing constraints on 1 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         70 | default  |
| metal4 (z=4)  |         18 |          0 | default  |
| metal7 (z=7)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:11:34.6/0:51:31.7 (0.2), mem = 3434.1M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:34.6/0:51:31.7 (0.2), mem = 3434.1M
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:11:35.5/0:51:32.6 (0.2), mem = 3373.1M
*** Starting optimizing excluded clock nets MEM= 3373.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3373.1M) ***
*** Starting optimizing excluded clock nets MEM= 3373.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3373.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:35.5/0:51:32.6 (0.2), mem = 3373.1M
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.39%|        -|  -0.028|  -2.731|   0:00:00.0| 3430.3M|
|   70.39%|        -|  -0.028|  -2.731|   0:00:00.0| 3430.3M|
+---------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3430.3M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         70 | default  |
| metal4 (z=4)  |         18 |          0 | default  |
| metal7 (z=7)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:11:37.2/0:51:34.3 (0.2), mem = 3373.2M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:37.9/0:51:35.0 (0.2), mem = 3373.2M
*info: 70 clock nets excluded
*info: 70 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.028  TNS Slack -2.731 
+--------+--------+---------+------------+--------+------------------+---------+---------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
+--------+--------+---------+------------+--------+------------------+---------+---------------------------+
|  -0.028|  -2.731|   70.39%|   0:00:01.0| 3430.5M|nangate_view_setup|  reg2reg| acc_reg_out_reg[7]97/D    |
|  -0.020|  -1.584|   70.40%|   0:00:01.0| 3461.9M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]105/D  |
|  -0.018|  -1.156|   70.40%|   0:00:00.0| 3461.9M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]110/D   |
|  -0.018|  -0.693|   70.41%|   0:00:01.0| 3461.9M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]110/D   |
|  -0.005|  -0.064|   70.42%|   0:00:00.0| 3461.9M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]94/D    |
|  -0.005|  -0.060|   70.42%|   0:00:01.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]94/D    |
|  -0.005|  -0.060|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]94/D    |
|  -0.005|  -0.031|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]94/D    |
|  -0.004|  -0.010|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]110/D   |
|  -0.004|  -0.010|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]110/D   |
|  -0.004|  -0.010|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]110/D   |
|  -0.004|  -0.009|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[5]110/D   |
|  -0.002|  -0.003|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
|  -0.002|  -0.003|   70.42%|   0:00:01.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
|  -0.002|  -0.003|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
|  -0.002|  -0.003|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
|  -0.002|  -0.003|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
|  -0.002|  -0.003|   70.42%|   0:00:00.0| 3481.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
+--------+--------+---------+------------+--------+------------------+---------+---------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:04.8 real=0:00:05.0 mem=3481.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:04.8 real=0:00:05.0 mem=3481.0M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         70 | default  |
| metal4 (z=4)  |         36 |          0 | default  |
| metal7 (z=7)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.002  TNS Slack -0.003 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.2/0:00:06.3 (1.0), totSession cpu/real = 0:11:44.2/0:51:41.3 (0.2), mem = 3376.9M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.002
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:45.1/0:51:42.3 (0.2), mem = 3374.9M
*info: 70 clock nets excluded
*info: 70 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.002 TNS Slack -0.003 Density 70.42
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.738| 0.000|
|reg2reg   |-0.002|-0.003|
|HEPG      |-0.002|-0.003|
|All Paths |-0.002|-0.003|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.002ns TNS -0.003ns; HEPG WNS -0.002ns TNS -0.003ns; all paths WNS -0.002ns TNS -0.003ns; Real time 0:01:33
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
|  -0.002|   -0.002|  -0.003|   -0.003|   70.42%|   0:00:00.0| 3436.2M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]5/D    |
|   0.002|    0.002|   0.000|    0.000|   70.43%|   0:00:01.0| 3612.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[4]67/D    |
|   0.004|    0.004|   0.000|    0.000|   70.48%|   0:00:01.0| 3612.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[9]130/D   |
|   0.006|    0.006|   0.000|    0.000|   70.51%|   0:00:01.0| 3612.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[2]30/D    |
|   0.010|    0.010|   0.000|    0.000|   70.53%|   0:00:00.0| 3612.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]74/D    |
|   0.010|    0.010|   0.000|    0.000|   70.53%|   0:00:00.0| 3612.4M|nangate_view_setup|  reg2reg| acc_reg_out_reg[1]74/D    |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.6 real=0:00:03.0 mem=3612.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:03.0 mem=3612.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.738|0.000|
|reg2reg   |0.010|0.000|
|HEPG      |0.010|0.000|
|All Paths |0.010|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.010ns TNS 0.000ns; HEPG WNS 0.010ns TNS 0.000ns; all paths WNS 0.010ns TNS 0.000ns; Real time 0:01:36
** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 70.53
*** Starting place_detail (0:11:50 mem=3462.4M) ***
Total net bbox length = 5.353e+05 (2.692e+05 2.660e+05) (ext = 9.608e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 3.729%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3462.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 488 insts, mean move: 0.64 um, max move: 2.73 um 
	Max move on inst (FE_RC_445_0): (207.48, 18.48) --> (208.81, 17.08)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3456.1MB
Summary Report:
Instances move: 488 (out of 47141 movable)
Instances flipped: 0
Mean displacement: 0.64 um
Max displacement: 2.73 um (Instance: FE_RC_445_0) (207.48, 18.48) -> (208.81, 17.08)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI21_X1
Total net bbox length = 5.356e+05 (2.695e+05 2.662e+05) (ext = 9.608e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3456.1MB
*** Finished place_detail (0:11:52 mem=3456.1M) ***
*** maximum move = 2.73 um ***
*** Finished re-routing un-routed nets (3447.1M) ***

*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=3463.1M) ***
** GigaOpt Optimizer WNS Slack 0.010 TNS Slack 0.000 Density 70.53
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.738|0.000|
|reg2reg   |0.010|0.000|
|HEPG      |0.010|0.000|
|All Paths |0.010|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         70 | default  |
| metal4 (z=4)  |         41 |          0 | default  |
| metal7 (z=7)  |          3 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:06.3 real=0:00:07.0 mem=3463.1M) ***

*** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:11:52.5/0:51:49.6 (0.2), mem = 3377.0M
End: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:53.0/0:51:50.2 (0.2), mem = 3432.3M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.010  TNS Slack 0.000 Density 70.53
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.53%|        -|   0.010|   0.000|   0:00:00.0| 3436.3M|
|   70.53%|        0|   0.010|   0.000|   0:00:01.0| 3436.3M|
|   70.53%|       14|   0.010|   0.000|   0:00:01.0| 3459.9M|
|   70.52%|       21|   0.010|   0.000|   0:00:01.0| 3459.9M|
|   70.48%|       73|   0.010|   0.000|   0:00:01.0| 3459.9M|
|   70.48%|        4|   0.010|   0.000|   0:00:00.0| 3459.9M|
|   70.48%|        0|   0.010|   0.000|   0:00:00.0| 3459.9M|
|   70.48%|        3|   0.010|   0.000|   0:00:00.0| 3459.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.010  TNS Slack 0.000 Density 70.48
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         70 | default  |
| metal4 (z=4)  |         24 |          0 | default  |
| metal7 (z=7)  |          3 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 141 skipped = 0, called in commitmove = 77, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:05.1) (real = 0:00:06.0) **
*** Starting place_detail (0:11:58 mem=3459.9M) ***
Total net bbox length = 5.356e+05 (2.694e+05 2.661e+05) (ext = 9.608e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3443.9MB
Summary Report:
Instances move: 0 (out of 47120 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.356e+05 (2.694e+05 2.661e+05) (ext = 9.608e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 3443.9MB
*** Finished place_detail (0:11:59 mem=3443.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3443.9M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=3459.9M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:06.6/0:00:06.6 (1.0), totSession cpu/real = 0:11:59.5/0:51:56.7 (0.2), mem = 3459.9M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=3379.82M, totSessionCpu=0:12:00).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting place_detail (0:12:00 mem=3379.8M) ***
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] rst_n
**WARN: [IO pin not placed] start
**WARN: [IO pin not placed] preload_valid
**WARN: [IO pin not placed] preload_addr[7]
**WARN: [IO pin not placed] preload_addr[6]
**WARN: [IO pin not placed] preload_addr[5]
**WARN: [IO pin not placed] preload_addr[4]
**WARN: [IO pin not placed] preload_addr[3]
**WARN: [IO pin not placed] preload_addr[2]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 324 / 324 = 100.00%
*** Finished SKP initialization (cpu=0:00:02.1, real=0:00:02.0)***
Timing cost in AAE based: 12986867.6736236624419689
Move report: Detail placement moves 7289 insts, mean move: 1.58 um, max move: 27.06 um 
	Max move on inst (FE_RC_298_0): (199.50, 294.28) --> (189.24, 311.08)
	Runtime: CPU: 0:00:16.6 REAL: 0:00:17.0 MEM: 3532.4MB
Summary Report:
Instances move: 7289 (out of 47120 movable)
Instances flipped: 0
Mean displacement: 1.58 um
Max displacement: 27.06 um (Instance: FE_RC_298_0) (199.5, 294.28) -> (189.24, 311.08)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Runtime: CPU: 0:00:16.6 REAL: 0:00:17.0 MEM: 3532.4MB
*** Finished place_detail (0:12:16 mem=3532.4M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3354.93)
Total number of fetched objects 60321
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3414.14 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3414.14 CPU=0:00:05.8 REAL=0:00:06.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 20600
[NR-eGR] Read 57542 nets ( ignored 70 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57472
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57472 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.08% V. EstWL: 5.142662e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       189( 0.24%)         3( 0.00%)   ( 0.24%) 
[NR-eGR]  metal3 ( 3)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4 ( 4)        41( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       255( 0.04%)         3( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             1  190793 
[NR-eGR]  metal2   (2V)        136126  232103 
[NR-eGR]  metal3   (3H)        236929   76541 
[NR-eGR]  metal4   (4V)        107534   12055 
[NR-eGR]  metal5   (5H)         47983    9524 
[NR-eGR]  metal6   (6V)         49464     216 
[NR-eGR]  metal7   (7H)           629     126 
[NR-eGR]  metal8   (8V)          1377       4 
[NR-eGR]  metal9   (9H)             2       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       580044  521362 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 534311um
[NR-eGR] Total length: 580044um, number of vias: 521362
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.54 sec, Real: 1.57 sec, Curr Mem: 3416.03 MB )
Extraction called for design 'top' of instances=47189 and nets=57796 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3416.031M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:28.1/0:52:25.4 (0.2), mem = 3451.1M
Updated routing constraints on 1 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         70 | default  |
| metal4 (z=4)  |         25 |          0 | default  |
| metal7 (z=7)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:12:28.2/0:52:25.5 (0.2), mem = 3451.1M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3449.11)
Total number of fetched objects 60321
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3455.7 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3455.7 CPU=0:00:05.9 REAL=0:00:06.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:36.1/0:52:33.4 (0.2), mem = 3455.7M
Info: 70 nets with fixed/cover wires excluded.
Info: 70 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     5|     5|    -0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.48%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       4|       0|       1| 70.48%| 0:00:00.0|  3525.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 70.48%| 0:00:00.0|  3525.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         70 | default  |
| metal4 (z=4)  |         25 |          0 | default  |
| metal7 (z=7)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=3525.9M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:12:38.7/0:52:36.0 (0.2), mem = 3397.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:12:39 mem=3397.8M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 3.710%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3397.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 5 insts, mean move: 0.80 um, max move: 1.90 um 
	Max move on inst (FE_OFC751_n33475): (380.19, 319.48) --> (382.09, 319.48)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3375.5MB
Summary Report:
Instances move: 5 (out of 47124 movable)
Instances flipped: 0
Mean displacement: 0.80 um
Max displacement: 1.90 um (Instance: FE_OFC751_n33475) (380.19, 319.48) -> (382.09, 319.48)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3375.5MB
*** Finished place_detail (0:12:40 mem=3375.5M) ***
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 27 nets on 57798 nets : 
z=4 : 25 nets
z=7 : 2 nets

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=47193 and nets=57800 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3427.141M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3425.14)
Total number of fetched objects 60325
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3409.18 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3409.18 CPU=0:00:05.8 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.8 real=0:00:08.0 totSessionCpu=0:12:48 mem=3409.2M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:27, real = 0:01:27, mem = 2611.9M, totSessionCpu=0:12:48 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.738  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.483%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
**opt_design ... cpu = 0:01:29, real = 0:01:30, mem = 2612.7M, totSessionCpu=0:12:50 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.002 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         5575
Multi-Bit FF Count           :            0
Total Bit Count              :         5575
Total FF Count               :         5575
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     5000.215
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             5575                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          89.69             91          0.000 ns          0.002 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early done. (took cpu=0:00:00.3 real=0:00:00.3)
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         5575
Multi-Bit FF Count           :            0
Total Bit Count              :         5575
Total FF Count               :         5575
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     5000.215
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             5575                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         151.05            152          0.000 ns          0.002 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPESI-3014          2  The RC network is incomplete for net %s....
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         324  %s : Net has unplaced terms or is connec...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 355 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:02:38.9/0:02:40.2 (1.0), totSession cpu/real = 0:12:52.9/0:52:51.0 (0.2), mem = 3421.5M
#% End ccopt_design (date=08/01 11:47:57, total cpu=0:02:39, real=0:02:40, peak res=2796.3M, current mem=2514.2M)
@@file 5: time_design -post_cts
*** time_design #2 [begin] : totSession cpu/real = 0:12:52.9/0:52:51.0 (0.2), mem = 3300.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3300.5M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.002  |  0.738  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.483%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.77 sec
Total Real time: 4.0 sec
Total Memory Usage: 3300.710938 Mbytes
*** time_design #2 [finish] : cpu/real = 0:00:02.8/0:00:03.5 (0.8), totSession cpu/real = 0:12:55.7/0:52:54.6 (0.2), mem = 3300.7M
@@file 6: time_design -post_cts -hold
*** time_design #3 [begin] : totSession cpu/real = 0:12:55.7/0:52:54.6 (0.2), mem = 3300.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3281.2M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3291.23)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net preload_data[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60325
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3334.45 CPU=0:00:04.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3334.45 CPU=0:00:05.8 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:13:04 mem=3334.4M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 nangate_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.116  | -0.041  | -0.116  |
|           TNS (ns):|-609.542 | -36.365 |-573.177 |
|    Violating Paths:|  7997   |  2204   |  5793   |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

Density: 70.483%
Routing Overflow: 0.00% H and 0.01% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 8.76 sec
Total Real time: 9.0 sec
Total Memory Usage: 3264.953125 Mbytes
*** time_design #3 [finish] : cpu/real = 0:00:08.8/0:00:08.8 (1.0), totSession cpu/real = 0:13:04.5/0:53:03.3 (0.2), mem = 3265.0M
@file 7:
#@ End verbose source: _5_CTS.tcl
0
@innovus 61> set_layer_preference node_track -is_visible 1
@innovus 62> set_layer_preference node_overlay -is_visible 1
gui_set_power_rail_display -plot none



@innovus 63> set_layer_preference node_power -is_visible 1
@innovus 64> set_layer_preference node_partition -is_visible 0
@innovus 65> set_layer_preference node_partition -is_visible 1
@innovus 66> set_layer_preference node_floorplan -is_visible 1
@innovus 67> set_layer_preference node_row -is_visible 1
@innovus 68> set_layer_preference node_row -is_visible 0
@innovus 69> set_layer_preference node_overlay -is_visible 0
@innovus 70> set_layer_preference node_cell -is_visible 1
@innovus 71> set_layer_preference node_cell -is_visible 0
@innovus 72> set_layer_preference node_cell -is_visible 1
@innovus 73> set_layer_preference node_row -is_visible 1
@innovus 74> source _5_CTS.tcl 
#@ Begin verbose source (pre): source _5_CTS.tcl 
@@file 1: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
@@file 2: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
@@file 3: create_clock_tree_spec -out_file top.spec
Creating clock tree spec for modes (timing configs): nangate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..
**ERROR: (IMPSE-110):	File '_5_CTS.tcl' line 3: errors out.
#@ End verbose source _5_CTS.tcl


@innovus 75> source _5_CTS.tcl 
#@ Begin verbose source (pre): source _5_CTS.tcl 
@@file 1: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
@@file 2: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} 
@@file 3: ccopt_design
#% Begin ccopt_design (date=08/01 11:55:35, mem=2487.6M)
*** ccopt_design #2 [begin] : totSession cpu/real = 0:13:17.2/1:00:28.4 (0.2), mem = 3271.1M
Runtime...
**INFO: User's settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                8.5
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
**WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_42' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_17' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_6' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_7' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_8' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_1' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_4' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_5' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_14' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_15' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_16' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_9' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_10' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_11' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_12' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_13' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_41' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-5046) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-5047):	Found 70 clock net(s) with existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5047' for more detail.
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3271.1M, init mem=3271.1M)
*info: Placed = 47193          (Fixed = 69)
*info: Unplaced = 0           
Placement Density:70.48%(97947/138965)
Placement Density (including fixed std cells):70.48%(97947/138965)
Finished check_place (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3271.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 2 clocks in propagated mode.

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.3 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:13:23.1/1:00:34.3 (0.2), mem = 3271.1M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 5575 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 5575 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 20600
[NR-eGR] Read 57546 nets ( ignored 70 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57476
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57476 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.142746e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       188( 0.24%)         3( 0.00%)   ( 0.24%) 
[NR-eGR]  metal3 ( 3)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4 ( 4)        45( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       254( 0.04%)         3( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             1  190801 
[NR-eGR]  metal2   (2V)        135973  232058 
[NR-eGR]  metal3   (3H)        237138   76618 
[NR-eGR]  metal4   (4V)        107635   12061 
[NR-eGR]  metal5   (5H)         47845    9492 
[NR-eGR]  metal6   (6V)         49567     203 
[NR-eGR]  metal7   (7H)           562     118 
[NR-eGR]  metal8   (8V)          1362       4 
[NR-eGR]  metal9   (9H)             2       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       580086  521355 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 534321um
[NR-eGR] Total length: 580086um, number of vias: 521355
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.24 sec, Real: 1.26 sec, Curr Mem: 3335.55 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.4 real=0:00:01.4)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_buffer_cells is set for at least one object
    cts_inverter_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
    cts_skew_group_target_insertion_delay is set for at least one object
    cts_target_skew is set for at least one object
    cts_target_skew_wire is set for at least one object
  Private non-default attributes:
    cts_clock_nets_detailed_routed: true (default: false)
    cts_exp_use_early_global_min_max_route_layers: false (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
  Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 138964.784um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner nangate_delay_corner_worst:setup, late and power domain auto-default:
  Slew time target (leaf):    0.071ns
  Slew time target (trunk):   0.071ns
  Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 518.605um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
  Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/nangate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       5575
  Delay constrained sinks:     5575
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner nangate_delay_corner_worst:setup.late:
  Skew target:                 0.040ns
Primary reporting skew groups are:
skew_group clk/nangate_constraint_mode with 5575 clock sinks

Clock DAG stats initial state:
  cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
  sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
  misc counts      : r=1, pp=0
  cell areas       : b=244.986um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=244.986um^2
  hp wire lengths  : top=0.000um, trunk=1681.810um, leaf=5771.550um, total=7453.360um
Clock DAG library cell distribution initial state {count}:
   Bufs: BUF_X16: 3 BUF_X8: 64 BUF_X4: 2 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.0 real=0:00:03.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
          Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
      hp wire lengths  : top=0.000um, trunk=1559.110um, leaf=5659.705um, total=7218.815um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUF_X32: 66 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:01.5 real=0:00:01.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:13:28 mem=3312.7M) ***
Total net bbox length = 5.340e+05 (2.681e+05 2.660e+05) (ext = 9.604e+04)
Move report: Detail placement moves 945 insts, mean move: 0.97 um, max move: 5.60 um 
	Max move on inst (CTS_ccl_a_buf_00091): (94.05, 131.88) --> (94.05, 126.28)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 3301.5MB
Summary Report:
Instances move: 945 (out of 47190 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 5.60 um (Instance: CTS_ccl_a_buf_00091) (94.05, 131.88) -> (94.05, 126.28)
	Length: 49 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X32
Total net bbox length = 5.345e+05 (2.683e+05 2.662e+05) (ext = 9.603e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3301.5MB
*** Finished place_detail (0:13:29 mem=3301.5M) ***
    ClockRefiner summary
    All clock instances: Moved 161, flipped 47 and cell swapped 0 (out of a total of 5641).
    The largest move was 5.6 um for CTS_ccl_a_buf_00143.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.6 real=0:00:01.6)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ---------------------------------
    Movement (um)     Number of cells
    ---------------------------------
    [0.19,1.5425)            2
    [1.5425,2.895)           7
    [2.895,4.2475)           0
    [4.2475,5.6)             2
    ---------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ------------------------------------------------------------------------------------------------------------------------------------------------------
        5.6          (94.050,131.880)     (94.050,126.280)     CTS_ccl_a_buf_00091 (a lib_cell BUF_X32) at (94.050,126.280), in power domain auto-default
        5.6          (92.530,134.680)     (92.530,129.080)     CTS_ccl_a_buf_00143 (a lib_cell BUF_X32) at (92.530,129.080), in power domain auto-default
        2.8          (201.970,134.680)    (201.970,131.880)    CTS_ccl_a_buf_00114 (a lib_cell BUF_X32) at (201.970,131.880), in power domain auto-default
        2.8          (313.310,148.680)    (313.310,151.480)    CTS_ccl_a_buf_00117 (a lib_cell BUF_X32) at (313.310,151.480), in power domain auto-default
        2.8          (92.530,134.680)     (92.530,137.480)     CTS_ccl_a_buf_00139 (a lib_cell BUF_X32) at (92.530,137.480), in power domain auto-default
        2.8          (92.530,134.680)     (92.530,131.880)     CTS_ccl_a_buf_00135 (a lib_cell BUF_X32) at (92.530,131.880), in power domain auto-default
        2.8          (226.290,193.480)    (226.290,190.680)    CTS_ccl_a_buf_00138 (a lib_cell BUF_X32) at (226.290,190.680), in power domain auto-default
        2.8          (226.290,322.280)    (226.290,319.480)    CTS_ccl_a_buf_00137 (a lib_cell BUF_X32) at (226.290,319.480), in power domain auto-default
        2.8          (310.650,148.680)    (310.650,145.880)    CTS_ccl_a_buf_00136 (a lib_cell BUF_X32) at (310.650,145.880), in power domain auto-default
        1.14         (103.930,257.880)    (105.070,257.880)    CTS_ccl_a_buf_00133 (a lib_cell BUF_X32) at (105.070,257.880), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.9 real=0:00:01.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
      cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=227.536fF, leaf=1996.226fF, total=2223.762fF
      wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
      hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.012ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUF_X32: 66 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.146, avg=0.119, sd=0.014], skew [0.063 vs 0.040*], 87.7% {0.099, 0.138} (wid=0.061 ws=0.049) (gid=0.088 gs=0.017)
    Skew group summary after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.146, avg=0.119, sd=0.014], skew [0.063 vs 0.040*], 87.7% {0.099, 0.138} (wid=0.061 ws=0.049) (gid=0.088 gs=0.017)
    Legalizer API calls during this step: 1333 succeeded with high effort: 1333 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:03.6 real=0:00:03.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        67 (unrouted=67, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 67 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 67 nets for routing of which 67 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 67 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 177722 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 177722
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57543 nets ( ignored 57476 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 67 clock nets ( 67 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 67
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 67 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.000460e+04um
[NR-eGR] Create a new net group with 54 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 54 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.589880e+04um
[NR-eGR] Create a new net group with 47 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 47 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.998840e+04um
[NR-eGR] Create a new net group with 47 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 47 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.407660e+04um
[NR-eGR] Create a new net group with 47 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 47 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.253580e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190796 
[NR-eGR]  metal2   (2V)        138316  232892 
[NR-eGR]  metal3   (3H)        236213   76071 
[NR-eGR]  metal4   (4V)        106208   12105 
[NR-eGR]  metal5   (5H)         47867    9487 
[NR-eGR]  metal6   (6V)         49542     203 
[NR-eGR]  metal7   (7H)           562     118 
[NR-eGR]  metal8   (8V)          1362       4 
[NR-eGR]  metal9   (9H)             2       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       580071  521676 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 534547um
[NR-eGR] Total length: 580071um, number of vias: 521676
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 21216um, number of vias: 16481
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   5707 
[NR-eGR]  metal2   (2V)          3767   6415 
[NR-eGR]  metal3   (3H)          8837   4112 
[NR-eGR]  metal4   (4V)          7740    245 
[NR-eGR]  metal5   (5H)           871      2 
[NR-eGR]  metal6   (6V)             0      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21216  16481 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7429um
[NR-eGR] Total length: 21216um, number of vias: 16481
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 21216um, number of vias: 16481
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.76 sec, Real: 0.79 sec, Curr Mem: 3335.01 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=67, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #2) : totSession cpu/real = 0:13:31.3/1:00:42.5 (0.2), mem = 3335.0M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 24570
[NR-eGR] Read 57543 nets ( ignored 67 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 57476
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57476 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.148360e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       231( 0.29%)         6( 0.01%)   ( 0.30%) 
[NR-eGR]  metal3 ( 3)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4 ( 4)        53( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       306( 0.05%)         6( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.57 seconds, mem = 3361.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190796 
[NR-eGR]  metal2   (2V)        136875  232662 
[NR-eGR]  metal3   (3H)        238296   76944 
[NR-eGR]  metal4   (4V)        107132   12183 
[NR-eGR]  metal5   (5H)         46066    9640 
[NR-eGR]  metal6   (6V)         50538     202 
[NR-eGR]  metal7   (7H)           571     110 
[NR-eGR]  metal8   (8V)          1262       6 
[NR-eGR]  metal9   (9H)             3       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       580742  522543 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 534547um
[NR-eGR] Total length: 580742um, number of vias: 522543
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.79 seconds, mem = 3361.0M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.4, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #2) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:13:32.6/1:00:43.9 (0.2), mem = 3361.0M
    Congestion Repair done. (took cpu=0:00:01.4 real=0:00:01.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.7 real=0:00:02.7)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=47190 and nets=57797 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 3361.047M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.2)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
    sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
    misc counts      : r=1, pp=0
    cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
    cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
    sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
    wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
    hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUF_X32: 66 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148, avg=0.119, sd=0.014], skew [0.064 vs 0.040*], 87.4% {0.099, 0.139} (wid=0.061 ws=0.049) (gid=0.088 gs=0.019)
  Skew group summary after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148, avg=0.119, sd=0.014], skew [0.064 vs 0.040*], 87.4% {0.099, 0.139} (wid=0.061 ws=0.049) (gid=0.088 gs=0.019)
  CongRepair After Initial Clustering done. (took cpu=0:00:03.3 real=0:00:03.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:07.0 real=0:00:07.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
      cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
      wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
      hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUF_X32: 66 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
      cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
      wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
      hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUF_X32: 66 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148, avg=0.119, sd=0.014], skew [0.064 vs 0.040*], 87.4% {0.099, 0.139} (wid=0.061 ws=0.049) (gid=0.088 gs=0.019)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148, avg=0.119, sd=0.014], skew [0.064 vs 0.040*], 87.4% {0.099, 0.139} (wid=0.061 ws=0.049) (gid=0.088 gs=0.019)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
      cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
      wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
      hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUF_X32: 66 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
      cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
      wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
      hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUF_X32: 66 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
      cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
      wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
      hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUF_X32: 66 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=860.244um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=860.244um^2
      cell capacitance : b=1592.336fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1592.336fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=227.387fF, leaf=1996.407fF, total=2223.794fF
      wire lengths     : top=0.000um, trunk=2058.765um, leaf=18487.209um, total=20545.974um
      hp wire lengths  : top=0.000um, trunk=1572.730um, leaf=5664.350um, total=7237.080um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.071ns count=11 avg=0.025ns sd=0.006ns min=0.013ns max=0.035ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUF_X32: 66 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.148], skew [0.064 vs 0.040*]
    Legalizer API calls during this step: 36 succeeded with high effort: 36 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=847.476um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=847.476um^2
      cell capacitance : b=1566.548fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1566.548fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=230.585fF, leaf=1995.206fF, total=2225.792fF
      wire lengths     : top=0.000um, trunk=2090.535um, leaf=18477.635um, total=20568.169um
      hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.071ns count=11 avg=0.024ns sd=0.005ns min=0.013ns max=0.032ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUF_X32: 64 BUF_X16: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.141, avg=0.118, sd=0.013], skew [0.057 vs 0.040*], 91.7% {0.101, 0.140} (wid=0.060 ws=0.048) (gid=0.092 gs=0.023)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.141, avg=0.118, sd=0.013], skew [0.057 vs 0.040*], 91.7% {0.101, 0.140} (wid=0.060 ws=0.048) (gid=0.092 gs=0.023)
    Legalizer API calls during this step: 280 succeeded with high effort: 280 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.6 real=0:00:01.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.2 real=0:00:02.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:09.4 real=0:00:09.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=847.476um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=847.476um^2
      cell capacitance : b=1566.548fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1566.548fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=230.585fF, leaf=1995.206fF, total=2225.792fF
      wire lengths     : top=0.000um, trunk=2090.535um, leaf=18477.635um, total=20568.169um
      hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.071ns count=11 avg=0.024ns sd=0.005ns min=0.013ns max=0.032ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.003ns min=0.013ns max=0.028ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUF_X32: 64 BUF_X16: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.141], skew [0.057 vs 0.040*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.083, max=0.141], skew [0.057 vs 0.040*]
    Legalizer API calls during this step: 32 succeeded with high effort: 32 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=454.860um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=454.860um^2
      cell capacitance : b=810.457fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=810.457fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=230.276fF, leaf=1982.102fF, total=2212.378fF
      wire lengths     : top=0.000um, trunk=2087.505um, leaf=18348.421um, total=20435.926um
      hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.071ns count=11 avg=0.016ns sd=0.008ns min=0.008ns max=0.033ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.030ns sd=0.008ns min=0.014ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: BUF_X32: 18 BUF_X16: 17 BUF_X8: 31 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.088, max=0.137], skew [0.049 vs 0.040*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.088, max=0.137], skew [0.049 vs 0.040*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=365.484um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=365.484um^2
      cell capacitance : b=648.977fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=648.977fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=230.324fF, leaf=1981.261fF, total=2211.585fF
      wire lengths     : top=0.000um, trunk=2088.285um, leaf=18338.186um, total=20426.471um
      hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.071ns count=11 avg=0.016ns sd=0.007ns min=0.008ns max=0.033ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.008ns min=0.014ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: BUF_X32: 12 BUF_X16: 7 BUF_X8: 47 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.134], skew [0.040 vs 0.040*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.134], skew [0.040 vs 0.040*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=359.100um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=359.100um^2
      cell capacitance : b=636.083fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=636.083fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=230.328fF, leaf=1981.258fF, total=2211.586fF
      wire lengths     : top=0.000um, trunk=2088.325um, leaf=18338.757um, total=20427.082um
      hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.071ns count=11 avg=0.016ns sd=0.006ns min=0.008ns max=0.029ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.008ns min=0.014ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUF_X32: 11 BUF_X16: 8 BUF_X8: 47 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.134], skew [0.040 vs 0.040*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.134], skew [0.040 vs 0.040*]
    Legalizer API calls during this step: 641 succeeded with high effort: 641 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:03.6 real=0:00:03.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=359.100um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=359.100um^2
      cell capacitance : b=636.083fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=636.083fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=231.110fF, leaf=1979.162fF, total=2210.272fF
      wire lengths     : top=0.000um, trunk=2096.725um, leaf=18318.288um, total=20415.012um
      hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.071ns count=11 avg=0.016ns sd=0.006ns min=0.008ns max=0.029ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.008ns min=0.014ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUF_X32: 11 BUF_X16: 8 BUF_X8: 47 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.134, avg=0.119, sd=0.008], skew [0.039 vs 0.040], 100% {0.094, 0.134} (wid=0.054 ws=0.044) (gid=0.104 gs=0.030)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.134, avg=0.119, sd=0.008], skew [0.039 vs 0.040], 100% {0.094, 0.134} (wid=0.054 ws=0.044) (gid=0.104 gs=0.030)
    Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:04.0 real=0:00:04.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 68 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=359.100um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=359.100um^2
          cell capacitance : b=636.083fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=636.083fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=231.110fF, leaf=1979.162fF, total=2210.272fF
          wire lengths     : top=0.000um, trunk=2096.725um, leaf=18318.288um, total=20415.012um
          hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.071ns count=11 avg=0.016ns sd=0.006ns min=0.008ns max=0.029ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.033ns sd=0.008ns min=0.014ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUF_X32: 11 BUF_X16: 8 BUF_X8: 47 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
          cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
          wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
          hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUF_X16: 7 BUF_X8: 59 
        Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.6 real=0:00:00.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
          cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
          wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
          hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X16: 7 BUF_X8: 59 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
      cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
      wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
      hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUF_X16: 7 BUF_X8: 59 
    Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
    sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
    misc counts      : r=1, pp=0
    cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
    cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
    sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
    wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
    hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUF_X16: 7 BUF_X8: 59 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
      cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
      wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
      hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUF_X16: 7 BUF_X8: 59 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
          cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
          wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
          hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X16: 7 BUF_X8: 59 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
      cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
      wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
      hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUF_X16: 7 BUF_X8: 59 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
      cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
      wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
      hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUF_X16: 7 BUF_X8: 59 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
      cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
      wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
      hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUF_X16: 7 BUF_X8: 59 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133, avg=0.119, sd=0.006], skew [0.038 vs 0.040], 100% {0.095, 0.133} (wid=0.043 ws=0.036) (gid=0.104 gs=0.025)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133, avg=0.119, sd=0.006], skew [0.038 vs 0.040], 100% {0.095, 0.133} (wid=0.043 ws=0.036) (gid=0.104 gs=0.025)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:01.6 real=0:00:01.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
    sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
    misc counts      : r=1, pp=0
    cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
    cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
    sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
    wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
    hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUF_X16: 7 BUF_X8: 59 
  Primary reporting skew groups before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
  Skew group summary before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
  Merging balancing drivers for power...
    Tried: 68 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
      cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
      wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
      hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUF_X16: 7 BUF_X8: 59 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133], skew [0.038 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
      cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=230.802fF, leaf=1978.277fF, total=2209.080fF
      wire lengths     : top=0.000um, trunk=2093.685um, leaf=18305.975um, total=20399.660um
      hp wire lengths  : top=0.000um, trunk=1599.610um, leaf=5674.955um, total=7274.565um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.008ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.027ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUF_X16: 7 BUF_X8: 59 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133, avg=0.119, sd=0.006], skew [0.038 vs 0.040], 100% {0.095, 0.133} (wid=0.043 ws=0.036) (gid=0.104 gs=0.025)
    Skew group summary after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.133, avg=0.119, sd=0.006], skew [0.038 vs 0.040], 100% {0.095, 0.133} (wid=0.043 ws=0.036) (gid=0.104 gs=0.025)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 464 succeeded with high effort: 464 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 924 succeeded with high effort: 924 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.8 real=0:00:01.9)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 370 succeeded with high effort: 370 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 924 succeeded with high effort: 924 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.7 real=0:00:01.7)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=250.572um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=250.572um^2
      cell capacitance : b=431.163fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=431.163fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=209.568fF, leaf=1956.990fF, total=2166.558fF
      wire lengths     : top=0.000um, trunk=1916.353um, leaf=18112.273um, total=20028.626um
      hp wire lengths  : top=0.000um, trunk=1529.530um, leaf=5678.055um, total=7207.585um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.071ns count=11 avg=0.014ns sd=0.004ns min=0.007ns max=0.019ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.003ns min=0.027ns max=0.042ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUF_X16: 7 BUF_X8: 59 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.131, avg=0.117, sd=0.006], skew [0.036 vs 0.040], 100% {0.095, 0.131} (wid=0.045 ws=0.039) (gid=0.102 gs=0.022)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.131, avg=0.117, sd=0.006], skew [0.036 vs 0.040], 100% {0.095, 0.131} (wid=0.045 ws=0.039) (gid=0.102 gs=0.022)
    Legalizer API calls during this step: 2682 succeeded with high effort: 2682 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:04.7 real=0:00:04.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=5431.042fF fall=5033.041fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=5404.755fF fall=5008.723fF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
      cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=209.938fF, leaf=1957.359fF, total=2167.297fF
      wire lengths     : top=0.000um, trunk=1920.138um, leaf=18115.854um, total=20035.992um
      hp wire lengths  : top=0.000um, trunk=1529.530um, leaf=5678.055um, total=7207.585um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.005ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.002ns min=0.033ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUF_X16: 2 BUF_X8: 64 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.108, max=0.144, avg=0.126, sd=0.006], skew [0.036 vs 0.040], 100% {0.108, 0.144} (wid=0.044 ws=0.038) (gid=0.114 gs=0.021)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.108, max=0.144, avg=0.126, sd=0.006], skew [0.036 vs 0.040], 100% {0.108, 0.144} (wid=0.044 ws=0.038) (gid=0.114 gs=0.021)
    Legalizer API calls during this step: 156 succeeded with high effort: 156 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
      cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=209.938fF, leaf=1957.359fF, total=2167.297fF
      wire lengths     : top=0.000um, trunk=1920.138um, leaf=18115.854um, total=20035.992um
      hp wire lengths  : top=0.000um, trunk=1529.530um, leaf=5678.055um, total=7207.585um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.005ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.002ns min=0.033ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUF_X16: 2 BUF_X8: 64 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.108, max=0.144, avg=0.126, sd=0.006], skew [0.036 vs 0.040], 100% {0.108, 0.144} (wid=0.044 ws=0.038) (gid=0.114 gs=0.021)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.108, max=0.144, avg=0.126, sd=0.006], skew [0.036 vs 0.040], 100% {0.108, 0.144} (wid=0.044 ws=0.038) (gid=0.114 gs=0.021)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=5, computed=61, moveTooSmall=59, resolved=0, predictFail=15, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=10, ignoredLeafDriver=0, worse=241, accepted=12
        Max accepted move=30.800um, total accepted move=139.260um, average move=11.605um
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=4, computed=62, moveTooSmall=58, resolved=0, predictFail=20, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=14, ignoredLeafDriver=0, worse=258, accepted=5
        Max accepted move=22.940um, total accepted move=66.030um, average move=13.206um
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=4, computed=62, moveTooSmall=54, resolved=0, predictFail=18, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=16, ignoredLeafDriver=0, worse=254, accepted=6
        Max accepted move=47.080um, total accepted move=91.430um, average move=15.238um
        Legalizer API calls during this step: 869 succeeded with high effort: 869 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.4 real=0:00:01.4)
      Global shorten wires A1...
        Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=59, computed=7, moveTooSmall=102, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=8, accepted=1
        Max accepted move=1.900um, total accepted move=1.900um, average move=1.900um
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=60, computed=6, moveTooSmall=101, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=8, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 288 succeeded with high effort: 288 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - branch...
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=0, computed=66, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=71, accepted=2
        Max accepted move=0.380um, total accepted move=0.570um, average move=0.285um
        Move for wirelength. considered=67, filtered=67, permitted=66, cannotCompute=64, computed=2, moveTooSmall=0, resolved=0, predictFail=106, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 75 succeeded with high effort: 75 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
        sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
        misc counts      : r=1, pp=0
        cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
        cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
        sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=201.744fF, leaf=1957.821fF, total=2159.565fF
        wire lengths     : top=0.000um, trunk=1842.521um, leaf=18120.408um, total=19962.929um
        hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.033ns max=0.045ns {54 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUF_X16: 2 BUF_X8: 64 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.105, max=0.143, avg=0.125, sd=0.006], skew [0.038 vs 0.040], 100% {0.105, 0.143} (wid=0.047 ws=0.041) (gid=0.112 gs=0.022)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.105, max=0.143, avg=0.125, sd=0.006], skew [0.038 vs 0.040], 100% {0.105, 0.143} (wid=0.047 ws=0.041) (gid=0.112 gs=0.022)
      Legalizer API calls during this step: 1347 succeeded with high effort: 1347 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.1 real=0:00:02.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 68 , Succeeded = 3 , Constraints Broken = 63 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
      cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=201.286fF, leaf=1957.654fF, total=2158.940fF
      wire lengths     : top=0.000um, trunk=1838.201um, leaf=18119.168um, total=19957.369um
      hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.037ns sd=0.003ns min=0.033ns max=0.045ns {54 <= 0.043ns, 2 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUF_X16: 2 BUF_X8: 64 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.105, max=0.143, avg=0.125, sd=0.006], skew [0.038 vs 0.040], 100% {0.105, 0.143} (wid=0.047 ws=0.041) (gid=0.112 gs=0.022)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.105, max=0.143, avg=0.125, sd=0.006], skew [0.038 vs 0.040], 100% {0.105, 0.143} (wid=0.047 ws=0.041) (gid=0.112 gs=0.022)
    Legalizer API calls during this step: 1347 succeeded with high effort: 1347 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.5 real=0:00:02.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=7563.695fF fall=7167.663fF), of which (rise=2158.940fF fall=2158.940fF) is wire, and (rise=5404.755fF fall=5008.723fF) is gate.
  Stage::Polishing done. (took cpu=0:00:08.4 real=0:00:08.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 66 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:13:50 mem=3305.2M) ***
Total net bbox length = 5.345e+05 (2.683e+05 2.662e+05) (ext = 9.607e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3305.2MB
Summary Report:
Instances move: 0 (out of 47190 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.345e+05 (2.683e+05 2.662e+05) (ext = 9.607e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3305.2MB
*** Finished place_detail (0:13:50 mem=3305.2M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5641).
  Restoring place_status_cts on 66 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.3 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:14.4 real=0:00:14.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        67 (unrouted=67, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 67 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 67 nets for routing of which 67 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 67 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 177722 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 177722
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57543 nets ( ignored 57476 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 67 clock nets ( 67 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 67
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 67 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.972040e+04um
[NR-eGR] Create a new net group with 48 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 48 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.362100e+04um
[NR-eGR] Create a new net group with 44 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 44 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.666060e+04um
[NR-eGR] Create a new net group with 44 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 44 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.969320e+04um
[NR-eGR] Create a new net group with 44 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 44 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.602860e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190796 
[NR-eGR]  metal2   (2V)        136832  232631 
[NR-eGR]  metal3   (3H)        238401   77022 
[NR-eGR]  metal4   (4V)        106812   12133 
[NR-eGR]  metal5   (5H)         45829    9647 
[NR-eGR]  metal6   (6V)         50648     204 
[NR-eGR]  metal7   (7H)           571     110 
[NR-eGR]  metal8   (8V)          1262       6 
[NR-eGR]  metal9   (9H)             3       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       580359  522549 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 534458um
[NR-eGR] Total length: 580359um, number of vias: 522549
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 20833um, number of vias: 16487
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   5707 
[NR-eGR]  metal2   (2V)          3725   6384 
[NR-eGR]  metal3   (3H)          8943   4190 
[NR-eGR]  metal4   (4V)          7420    195 
[NR-eGR]  metal5   (5H)           634      9 
[NR-eGR]  metal6   (6V)           110      2 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        20833  16487 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7303um
[NR-eGR] Total length: 20833um, number of vias: 16487
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 20833um, number of vias: 16487
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.74 sec, Curr Mem: 3335.58 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=67, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=47190 and nets=57797 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3335.578M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
          cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=203.262fF, leaf=1982.765fF, total=2186.026fF
          wire lengths     : top=0.000um, trunk=1850.238um, leaf=18982.115um, total=20832.353um
          hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUF_X16: 2 BUF_X8: 64 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.044 ws=0.039) (gid=0.113 gs=0.019)
        Skew group summary eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.044 ws=0.039) (gid=0.113 gs=0.019)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
            sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
            misc counts      : r=1, pp=0
            cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
            cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
            sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=203.262fF, leaf=1982.765fF, total=2186.026fF
            wire lengths     : top=0.000um, trunk=1850.238um, leaf=18982.115um, total=20832.353um
            hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUF_X16: 2 BUF_X8: 64 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 143 long paths. The largest offset applied was 0.006ns.
            
            
            Skew Group Offsets:
            
            ---------------------------------------------------------------------------------------------------------
            Skew Group                     Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                           Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            ---------------------------------------------------------------------------------------------------------
            clk/nangate_constraint_mode    5575       143        2.565%      0.006ns       0.141ns         0.136ns
            ---------------------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.000        12
              0.000        0.005       110
              0.005      and above      21
            -------------------------------
            
            Mean=0.002ns Median=0.001ns Std.Dev=0.002ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 38, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 29
          CCOpt-eGRPC Downsizing: considered: 38, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 38, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
            sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
            misc counts      : r=1, pp=0
            cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
            cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
            sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=203.262fF, leaf=1982.765fF, total=2186.026fF
            wire lengths     : top=0.000um, trunk=1850.238um, leaf=18982.115um, total=20832.353um
            hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUF_X16: 2 BUF_X8: 64 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
          Legalizer API calls during this step: 43 succeeded with high effort: 43 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 67, tested: 67, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
            sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
            misc counts      : r=1, pp=0
            cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
            cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
            sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=203.262fF, leaf=1982.765fF, total=2186.026fF
            wire lengths     : top=0.000um, trunk=1850.238um, leaf=18982.115um, total=20832.353um
            hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUF_X16: 2 BUF_X8: 64 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
          cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=203.262fF, leaf=1982.765fF, total=2186.026fF
          wire lengths     : top=0.000um, trunk=1850.238um, leaf=18982.115um, total=20832.353um
          hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.036ns sd=0.002ns min=0.032ns max=0.043ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUF_X16: 2 BUF_X8: 64 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.044 ws=0.039) (gid=0.113 gs=0.019)
        Skew group summary before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.044 ws=0.039) (gid=0.113 gs=0.019)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 66 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:13:53 mem=3305.7M) ***
Total net bbox length = 5.345e+05 (2.683e+05 2.662e+05) (ext = 9.607e+04)
Move report: Detail placement moves 324 insts, mean move: 0.72 um, max move: 3.75 um 
	Max move on inst (acc_reg_out_reg[15]97): (105.64, 262.08) --> (104.69, 259.28)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:02.0 MEM: 3299.5MB
Summary Report:
Instances move: 324 (out of 47190 movable)
Instances flipped: 0
Mean displacement: 0.72 um
Max displacement: 3.75 um (Instance: acc_reg_out_reg[15]97) (105.64, 262.08) -> (104.69, 259.28)
	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
Total net bbox length = 5.346e+05 (2.684e+05 2.662e+05) (ext = 9.607e+04)
Runtime: CPU: 0:00:01.3 REAL: 0:00:02.0 MEM: 3299.5MB
*** Finished place_detail (0:13:54 mem=3299.5M) ***
  ClockRefiner summary
  All clock instances: Moved 38, flipped 2 and cell swapped 0 (out of a total of 5641).
  The largest move was 3.75 um for acc_reg_out_reg[15]97.
  Restoring place_status_cts on 66 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.4 real=0:00:01.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:03.9 real=0:00:03.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=67, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 67 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 67 nets for routing of which 67 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 67 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 177722 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 177722
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 57543 nets ( ignored 57476 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 67 clock nets ( 67 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 67
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 67 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.973860e+04um
[NR-eGR] Create a new net group with 48 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 48 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.361540e+04um
[NR-eGR] Create a new net group with 44 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 44 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.666900e+04um
[NR-eGR] Create a new net group with 44 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 44 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 5.971420e+04um
[NR-eGR] Create a new net group with 44 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 44 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.608180e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190796 
[NR-eGR]  metal2   (2V)        136818  232619 
[NR-eGR]  metal3   (3H)        238390   77035 
[NR-eGR]  metal4   (4V)        106852   12141 
[NR-eGR]  metal5   (5H)         45842    9644 
[NR-eGR]  metal6   (6V)         50634     204 
[NR-eGR]  metal7   (7H)           571     110 
[NR-eGR]  metal8   (8V)          1262       6 
[NR-eGR]  metal9   (9H)             3       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       580371  522555 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 534611um
[NR-eGR] Total length: 580371um, number of vias: 522555
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 20845um, number of vias: 16493
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   5707 
[NR-eGR]  metal2   (2V)          3710   6372 
[NR-eGR]  metal3   (3H)          8931   4203 
[NR-eGR]  metal4   (4V)          7460    203 
[NR-eGR]  metal5   (5H)           647      6 
[NR-eGR]  metal6   (6V)            96      2 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        20845  16493 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7303um
[NR-eGR] Total length: 20845um, number of vias: 16493
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 20845um, number of vias: 16493
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.71 sec, Real: 0.73 sec, Curr Mem: 3325.33 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 67 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Fri Aug  1 11:56:13 2025
#
#num needed restored net=0
#need_extraction net=0 (total=57797)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 67
#Total wire length = 20845 um.
#Total half perimeter of net bounding box = 7342 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 3710 um.
#Total wire length on LAYER metal3 = 8931 um.
#Total wire length on LAYER metal4 = 7460 um.
#Total wire length on LAYER metal5 = 647 um.
#Total wire length on LAYER metal6 = 96 um.
#Total wire length on LAYER metal7 = 1 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16493
#Up-Via Summary (total 16493):
#           
#-----------------------
# metal1           5707
# metal2           6372
# metal3           4203
# metal4            203
# metal5              6
# metal6              2
#-----------------------
#                 16493 
#
#Start routing data preparation on Fri Aug  1 11:56:13 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 57795 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2533.51 (MB), peak = 2908.85 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2537.56 (MB), peak = 2908.85 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 57795 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#Largest net has 5576 pins
#  
# #pin range           #net       %
#------------------------------------
#          2           41273 ( 71.4%)
#          3            8262 ( 14.3%)
#          4            1162 (  2.0%)
#          5            1678 (  2.9%)
#          6              87 (  0.2%)
#          7             322 (  0.6%)
#          8            1245 (  2.2%)
#          9             396 (  0.7%)
#  10  -  19            2859 (  4.9%)
#  20  -  29              73 (  0.1%)
#  30  -  39              28 (  0.0%)
#  40  -  49              49 (  0.1%)
#  50  -  59              26 (  0.0%)
#  60  -  69              15 (  0.0%)
#  70  -  79               3 (  0.0%)
#  90  -  99               4 (  0.0%)
#  100 - 199              60 (  0.1%)
#     >=2000               1 (  0.0%)
#
#Total: 57797 nets, 57543 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed           67 ( 0.1%)
#  Clock                         67
#  Extra space                   67
#  Prefer layer range         57543
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#            -------           metal8*      57476 ( 99.9%)
#             metal3           metal4          67 (  0.1%)
#
#67 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.73 (MB)
#Total memory = 2641.69 (MB)
#Peak memory = 2908.85 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:02, mem:2.6 GB, peak:2.8 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 67
#Total wire length = 20259 um.
#Total half perimeter of net bounding box = 7342 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 3395 um.
#Total wire length on LAYER metal3 = 8920 um.
#Total wire length on LAYER metal4 = 7277 um.
#Total wire length on LAYER metal5 = 571 um.
#Total wire length on LAYER metal6 = 95 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16131
#Up-Via Summary (total 16131):
#           
#-----------------------
# metal1           5707
# metal2           6988
# metal3           3275
# metal4            155
# metal5              6
#-----------------------
#                 16131 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 39.20 (MB)
#Total memory = 2568.34 (MB)
#Peak memory = 2908.85 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 57795 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 57795 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 57795 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 57795 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 13
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        4        9       13
#	Totals        4        9       13
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2556.27 (MB), peak = 2908.85 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2556.16 (MB), peak = 2908.85 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 67
#Total wire length = 20811 um.
#Total half perimeter of net bounding box = 7342 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 1465 um.
#Total wire length on LAYER metal3 = 9796 um.
#Total wire length on LAYER metal4 = 8890 um.
#Total wire length on LAYER metal5 = 565 um.
#Total wire length on LAYER metal6 = 95 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16083
#Up-Via Summary (total 16083):
#           
#-----------------------
# metal1           5707
# metal2           5613
# metal3           4606
# metal4            151
# metal5              6
#-----------------------
#                 16083 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -12.18 (MB)
#Total memory = 2556.16 (MB)
#Peak memory = 2908.85 (MB)
#Skip updating routing design signature in db-snapshot flow
#route_detail Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -12.18 (MB)
#Total memory = 2556.16 (MB)
#Peak memory = 2908.85 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:16
#Elapsed time = 00:00:16
#Increased memory = -33.66 (MB)
#Total memory = 2542.59 (MB)
#Peak memory = 2908.85 (MB)
#Number of warnings = 1
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Fri Aug  1 11:56:29 2025
#
        NanoRoute done. (took cpu=0:00:16.4 real=0:00:16.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   NanoRoute
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 67 net(s)
Set FIXED placed status on 66 instance(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3341.30 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 20590
[NR-eGR] Read 57543 nets ( ignored 67 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 57476
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57476 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 5.150558e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       197( 0.25%)         5( 0.01%)   ( 0.26%) 
[NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        45( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5 ( 5)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6 ( 6)        13( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]  metal7 ( 7)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       267( 0.04%)         5( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190796 
[NR-eGR]  metal2   (2V)        136003  232471 
[NR-eGR]  metal3   (3H)        237394   76941 
[NR-eGR]  metal4   (4V)        107550   12055 
[NR-eGR]  metal5   (5H)         47806    9543 
[NR-eGR]  metal6   (6V)         49855     194 
[NR-eGR]  metal7   (7H)           534     109 
[NR-eGR]  metal8   (8V)          1298       4 
[NR-eGR]  metal9   (9H)             2       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       580443  522113 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 534611um
[NR-eGR] Total length: 580443um, number of vias: 522113
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.22 sec, Real: 1.25 sec, Curr Mem: 3397.71 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:01.2 real=0:00:01.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Route Remaining Unrouted Nets
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=67, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:18.8 real=0:00:18.9)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=47190 and nets=57797 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3397.711M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
    sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
    misc counts      : r=1, pp=0
    cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
    cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
    sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
    wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
    hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BUF_X16: 2 BUF_X8: 64 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
  Skew group summary after routing clock trees:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
  CCOpt::Phase::Routing done. (took cpu=0:00:19.4 real=0:00:19.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 67, tested: 67, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
        sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
        misc counts      : r=1, pp=0
        cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
        cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
        sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
        wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
        hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: BUF_X16: 2 BUF_X8: 64 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Upsizing To Fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.2)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 67, tested: 67, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
        sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
        misc counts      : r=1, pp=0
        cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
        cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
        sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
        wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
        hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: BUF_X16: 2 BUF_X8: 64 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141], skew [0.034 vs 0.040]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing DRVs
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 67, nets tested: 67, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
      cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
      wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
      hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BUF_X16: 2 BUF_X8: 64 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Buffering to fix DRVs
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
        sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
        misc counts      : r=1, pp=0
        cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
        cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
        sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
        wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
        hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: BUF_X16: 2 BUF_X8: 64 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   PostConditioning Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        67 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=67, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 57730 (unrouted=254, trialRouted=57476, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
    sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
    misc counts      : r=1, pp=0
    cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
    cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
    sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
    wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
    hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BUF_X16: 2 BUF_X8: 64 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
  Skew group summary after post-conditioning:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PostConditioning
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                    66      234.612      404.876
  Inverters                   0        0.000        0.000
  Integrated Clock Gates      0        0.000        0.000
  Discrete Clock Gates        0        0.000        0.000
  Clock Logic                 0        0.000        0.000
  All                        66      234.612      404.876
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             5575
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               5575
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      1849.048
  Leaf      18961.570
  Total     20810.618
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       1495.540
  Leaf        5705.740
  Total       7201.280
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  -----------------------------------------
  Type     Gate        Wire        Total
  -----------------------------------------
  Top         0.000       0.000       0.000
  Trunk     404.876     202.883     607.759
  Leaf     4999.879    2021.507    7021.385
  Total    5404.755    2224.389    7629.144
  -----------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------
  Total       Average    Std. Dev.    Min      Max
  --------------------------------------------------
  4999.873     0.897       0.001      0.884    0.897
  --------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.071      11       0.016       0.005      0.004    0.023    {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  Leaf        0.071      56       0.035       0.002      0.032    0.041    {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  BUF_X16    buffer      2        13.300
  BUF_X8     buffer     64       221.312
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.107     0.141     0.034       0.040         0.036           0.022           0.124        0.006     100% {0.107, 0.141}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                              Skew Group                     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  nangate_delay_corner_worst:setup.late    clk/nangate_constraint_mode    0.107     0.141     0.034       0.040         0.036           0.022           0.124        0.006     100% {0.107, 0.141}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - Root pin clk of SDC clock clk in view nangate_view_setup
   - Root pin clk of SDC clock clk in view nangate_view_hold

Setting all clocks to propagated mode.
nangate_constraint_mode
External - Set all clocks to propagated mode done. (took cpu=0:00:01.0 real=0:00:01.0)
Clock DAG stats after update timingGraph:
  cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
  sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
  misc counts      : r=1, pp=0
  cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
  cell capacitance : b=404.876fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=404.876fF
  sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
  wire capacitance : top=0.000fF, trunk=202.883fF, leaf=2021.507fF, total=2224.389fF
  wire lengths     : top=0.000um, trunk=1849.048um, leaf=18961.570um, total=20810.618um
  hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.071ns count=11 avg=0.016ns sd=0.005ns min=0.004ns max=0.023ns {11 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Leaf  : target=0.071ns count=56 avg=0.035ns sd=0.002ns min=0.032ns max=0.041ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BUF_X16: 2 BUF_X8: 64 
Primary reporting skew groups after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
Skew group summary after update timingGraph:
  skew_group clk/nangate_constraint_mode: insertion delay [min=0.107, max=0.141, avg=0.124, sd=0.006], skew [0.034 vs 0.040], 100% {0.107, 0.141} (wid=0.041 ws=0.036) (gid=0.113 gs=0.019)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:58.4 real=0:00:58.6)
Runtime Summary
===============
Clock Runtime:  (46%) Core CTS          24.54 (Init 1.84, Construction 4.79, Implementation 14.26, eGRPC 1.35, PostConditioning 0.78, Other 1.52)
Clock Runtime:  (43%) CTS services      22.90 (RefinePlace 3.26, EarlyGlobalClock 2.16, NanoRoute 16.51, ExtractRC 0.98, TimingAnalysis 0.00)
Clock Runtime:  (10%) Other CTS          5.37 (Init 1.74, CongRepair/EGR-DP 2.66, TimingUpdate 0.97, Other 0.00)
Clock Runtime: (100%) Total             52.81

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** CTS #1 [finish] (ccopt_design #2) : cpu/real = 0:00:52.5/0:00:52.8 (1.0), totSession cpu/real = 0:14:15.7/1:01:27.1 (0.2), mem = 3365.9M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2553.9M, totSessionCpu=0:14:16 **
**WARN: (IMPOPT-576):	324 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:14:15.7/1:01:27.1 (0.2), mem = 3357.9M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 2559.1M, totSessionCpu=0:14:17 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3359.9M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3547.04)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 60322
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3526.55 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3526.55 CPU=0:00:05.9 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:07.1 real=0:00:07.0 totSessionCpu=0:14:25 mem=3526.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.007  | -0.007  |  0.716  |
|           TNS (ns):| -0.027  | -0.027  |  0.000  |
|    Violating Paths:|    8    |    8    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.476%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:10, real = 0:00:10, mem = 2684.3M, totSessionCpu=0:14:26 **
*** InitOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:09.9/0:00:09.9 (1.0), totSession cpu/real = 0:14:25.6/1:01:37.0 (0.2), mem = 3439.6M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
#optDebug: fT-E <X 2 0 0 1>
-congRepairInPostCTS false                 # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 17.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:14:27.2/1:01:38.7 (0.2), mem = 3439.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         67 | default  |
| metal4 (z=4)  |         25 |          0 | default  |
| metal7 (z=7)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:14:27.5/1:01:38.9 (0.2), mem = 3439.6M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:14:27.5/1:01:38.9 (0.2), mem = 3439.6M
Info: 67 nets with fixed/cover wires excluded.
Info: 67 clock nets excluded from IPO operation.
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (ccopt_design #2) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:14:28.3/1:01:39.8 (0.2), mem = 3455.8M
*** Starting optimizing excluded clock nets MEM= 3455.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3455.8M) ***
*** Starting optimizing excluded clock nets MEM= 3455.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3455.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:14:28.4/1:01:39.8 (0.2), mem = 3455.8M
Info: 67 nets with fixed/cover wires excluded.
Info: 67 clock nets excluded from IPO operation.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.48%|        -|  -0.007|  -0.027|   0:00:00.0| 3513.0M|
|   70.48%|        -|  -0.007|  -0.027|   0:00:00.0| 3513.0M|
+---------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3513.0M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         67 | default  |
| metal4 (z=4)  |         25 |          0 | default  |
| metal7 (z=7)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:14:30.0/1:01:41.5 (0.2), mem = 3455.9M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 67 nets with fixed/cover wires excluded.
Info: 67 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:14:30.8/1:01:42.2 (0.2), mem = 3455.9M
*info: 67 clock nets excluded
*info: 67 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.007  TNS Slack -0.027 
+--------+--------+---------+------------+--------+------------------+---------+---------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
+--------+--------+---------+------------+--------+------------------+---------+---------------------------+
|  -0.007|  -0.027|   70.48%|   0:00:00.0| 3513.2M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]49/D   |
|  -0.001|  -0.001|   70.47%|   0:00:00.0| 3543.3M|nangate_view_setup|  reg2reg| acc_reg_out_reg[13]49/D   |
|   0.000|   0.000|   70.47%|   0:00:00.0| 3543.3M|                NA|       NA| NA                        |
+--------+--------+---------+------------+--------+------------------+---------+---------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=3543.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=3543.3M) ***
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         67 | default  |
| metal4 (z=4)  |         25 |          0 | default  |
| metal7 (z=7)  |          2 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:14:33.0/1:01:44.4 (0.2), mem = 3457.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
Info: 67 nets with fixed/cover wires excluded.
Info: 67 clock nets excluded from IPO operation.
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 67 nets with fixed/cover wires excluded.
Info: 67 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:14:34.3/1:01:45.8 (0.2), mem = 3510.5M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.001  TNS Slack 0.000 Density 70.47
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   70.47%|        -|   0.001|   0.000|   0:00:00.0| 3514.5M|
|   70.47%|        0|   0.001|   0.000|   0:00:01.0| 3514.5M|
|   70.47%|       11|   0.001|   0.000|   0:00:00.0| 3538.1M|
|   70.47%|        6|   0.001|   0.000|   0:00:02.0| 3538.1M|
|   70.45%|       55|   0.001|   0.000|   0:00:01.0| 3538.1M|
|   70.44%|        1|   0.001|   0.000|   0:00:00.0| 3538.1M|
|   70.44%|        0|   0.001|   0.000|   0:00:00.0| 3538.1M|
|   70.44%|        1|   0.001|   0.000|   0:00:00.0| 3538.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.001  TNS Slack 0.000 Density 70.44
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         67 | default  |
| metal4 (z=4)  |         15 |          0 | default  |
| metal7 (z=7)  |          1 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 183 skipped = 0, called in commitmove = 56, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:05.2) (real = 0:00:05.0) **
*** Starting place_detail (0:14:40 mem=3538.1M) ***
Total net bbox length = 5.348e+05 (2.684e+05 2.664e+05) (ext = 9.607e+04)
Move report: Detail placement moves 11 insts, mean move: 1.21 um, max move: 1.97 um 
	Max move on inst (FE_OFC753_n14377): (189.24, 186.48) --> (188.67, 187.88)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3525.2MB
Summary Report:
Instances move: 11 (out of 47122 movable)
Instances flipped: 0
Mean displacement: 1.21 um
Max displacement: 1.97 um (Instance: FE_OFC753_n14377) (189.24, 186.48) -> (188.67, 187.88)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X2
Total net bbox length = 5.348e+05 (2.684e+05 2.664e+05) (ext = 9.607e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3525.2MB
*** Finished place_detail (0:14:40 mem=3525.2M) ***
*** maximum move = 1.97 um ***
*** Finished re-routing un-routed nets (3522.2M) ***

*** Finish Physical Update (cpu=0:00:01.4 real=0:00:02.0 mem=3538.2M) ***
*** AreaOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:06.6/0:00:06.7 (1.0), totSession cpu/real = 0:14:41.0/1:01:52.4 (0.2), mem = 3538.2M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=3457.09M, totSessionCpu=0:14:41).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting place_detail (0:14:41 mem=3457.1M) ***
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] rst_n
**WARN: [IO pin not placed] start
**WARN: [IO pin not placed] preload_valid
**WARN: [IO pin not placed] preload_addr[7]
**WARN: [IO pin not placed] preload_addr[6]
**WARN: [IO pin not placed] preload_addr[5]
**WARN: [IO pin not placed] preload_addr[4]
**WARN: [IO pin not placed] preload_addr[3]
**WARN: [IO pin not placed] preload_addr[2]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 324 / 324 = 100.00%
*** Finished SKP initialization (cpu=0:00:02.1, real=0:00:02.0)***
Timing cost in AAE based: 12989989.6395088210701942
Move report: Detail placement moves 3120 insts, mean move: 2.03 um, max move: 28.08 um 
	Max move on inst (FE_RC_298_0): (189.24, 311.08) --> (179.36, 329.28)
	Runtime: CPU: 0:00:16.0 REAL: 0:00:16.0 MEM: 3615.4MB
Summary Report:
Instances move: 3120 (out of 47122 movable)
Instances flipped: 0
Mean displacement: 2.03 um
Max displacement: 28.08 um (Instance: FE_RC_298_0) (189.24, 311.08) -> (179.36, 329.28)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Runtime: CPU: 0:00:16.1 REAL: 0:00:16.0 MEM: 3615.4MB
*** Finished place_detail (0:14:57 mem=3615.4M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3430.88)
Total number of fetched objects 60320
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3490.09 CPU=0:00:04.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3490.09 CPU=0:00:05.9 REAL=0:00:05.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 20590
[NR-eGR] Read 57541 nets ( ignored 67 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57474
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57474 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.10% V. EstWL: 5.142074e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       188( 0.24%)         9( 0.01%)   ( 0.25%) 
[NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        50( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       251( 0.04%)         9( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  190791 
[NR-eGR]  metal2   (2V)        136162  232184 
[NR-eGR]  metal3   (3H)        238318   76642 
[NR-eGR]  metal4   (4V)        107093   11757 
[NR-eGR]  metal5   (5H)         46429    9504 
[NR-eGR]  metal6   (6V)         50063     178 
[NR-eGR]  metal7   (7H)           337      82 
[NR-eGR]  metal8   (8V)           965       2 
[NR-eGR]  metal9   (9H)             1       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       579367  521140 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 533824um
[NR-eGR] Total length: 579367um, number of vias: 521140
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.52 sec, Real: 1.54 sec, Curr Mem: 3494.99 MB )
Extraction called for design 'top' of instances=47188 and nets=57795 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3494.992M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:15:08.9/1:02:20.5 (0.2), mem = 3530.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         67 | default  |
| metal4 (z=4)  |         15 |          0 | default  |
| metal7 (z=7)  |          1 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #2) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:15:09.1/1:02:20.6 (0.2), mem = 3530.1M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
OPTC: user 20.0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3528.07)
Total number of fetched objects 60320
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3534.66 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3534.66 CPU=0:00:05.8 REAL=0:00:06.0)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
*** DrvOpt #2 [begin] (ccopt_design #2) : totSession cpu/real = 0:15:17.0/1:02:28.5 (0.2), mem = 3534.7M
Info: 67 nets with fixed/cover wires excluded.
Info: 67 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     3|     3|    -0.00|     0|     0|     0|     0|    -0.00|    -0.01|       0|       0|       0| 70.44%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.01|       2|       0|       0| 70.45%| 0:00:00.0|  3604.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.01|       0|       0|       0| 70.45%| 0:00:00.0|  3604.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         67 | default  |
| metal4 (z=4)  |         16 |          0 | default  |
| metal7 (z=7)  |          1 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     9 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=3604.8M) ***

*** DrvOpt #2 [finish] (ccopt_design #2) : cpu/real = 0:00:02.5/0:00:02.6 (1.0), totSession cpu/real = 0:15:19.5/1:02:31.1 (0.2), mem = 3473.7M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.004 (bump = 0.004)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> -0.014
Begin: GigaOpt TNS non-legal recovery
GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt
Info: 67 nets with fixed/cover wires excluded.
Info: 67 clock nets excluded from IPO operation.
*** TnsOpt #1 [begin] (ccopt_design #2) : totSession cpu/real = 0:15:20.3/1:02:31.9 (0.2), mem = 3473.7M
*info: 67 clock nets excluded
*info: 67 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.004 TNS Slack -0.014 Density 70.45
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.714| 0.000|
|reg2reg   |-0.004|-0.014|
|HEPG      |-0.004|-0.014|
|All Paths |-0.004|-0.014|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.004ns TNS -0.014ns; HEPG WNS -0.004ns TNS -0.014ns; all paths WNS -0.004ns TNS -0.014ns; Real time 0:02:04
Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|         End Point         |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+
|  -0.004|   -0.004|  -0.014|   -0.014|   70.45%|   0:00:00.0| 3531.0M|nangate_view_setup|  reg2reg| acc_reg_out_reg[9]11/D    |
|   0.000|    0.000|   0.000|    0.000|   70.45%|   0:00:00.0| 3554.6M|nangate_view_setup|       NA| NA                        |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3554.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=3554.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.714|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS 0.000ns TNS 0.000ns; all paths WNS 0.000ns TNS 0.000ns; Real time 0:02:04
*** Starting place_detail (0:15:22 mem=3554.6M) ***
Total net bbox length = 5.338e+05 (2.681e+05 2.657e+05) (ext = 9.608e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 3.730%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3554.6M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 5 insts, mean move: 1.27 um, max move: 2.16 um 
	Max move on inst (FE_OFC762_n36469): (238.83, 297.08) --> (239.59, 295.68)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:00.0 MEM: 3548.3MB
Summary Report:
Instances move: 5 (out of 47124 movable)
Instances flipped: 0
Mean displacement: 1.27 um
Max displacement: 2.16 um (Instance: FE_OFC762_n36469) (238.83, 297.08) -> (239.59, 295.68)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X1
Total net bbox length = 5.338e+05 (2.681e+05 2.657e+05) (ext = 9.608e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3548.3MB
*** Finished place_detail (0:15:22 mem=3548.3M) ***
*** maximum move = 2.16 um ***
*** Finished re-routing un-routed nets (3538.3M) ***

*** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=3554.3M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 70.45
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.714|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+------------+----------+
|     Layer     |   OPT_LA   |    CLK     |   Rule   |
+---------------+------------+------------+----------+
| metal3 (z=3)  |          0 |         67 | default  |
| metal4 (z=4)  |         16 |          0 | default  |
| metal7 (z=7)  |          1 |          0 | default  |
+---------------+------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:02.3 real=0:00:02.0 mem=3554.3M) ***

*** TnsOpt #1 [finish] (ccopt_design #2) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:15:23.4/1:02:35.0 (0.2), mem = 3471.2M
End: GigaOpt TNS non-legal recovery
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 17 nets on 57795 nets : 
z=4 : 16 nets
z=7 : 1 nets

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=47190 and nets=57797 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3499.859M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3497.86)
Total number of fetched objects 60322
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3481.9 CPU=0:00:05.0 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3481.9 CPU=0:00:06.0 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:15:32 mem=3481.9M)
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 20590
[NR-eGR] Read 57543 nets ( ignored 67 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 57476
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 57476 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.09% V. EstWL: 5.142158e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       190( 0.24%)         9( 0.01%)   ( 0.25%) 
[NR-eGR]  metal3 ( 3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        53( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal5 ( 5)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       254( 0.04%)         9( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.50 sec, Real: 0.52 sec, Curr Mem: 3503.94 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:17, real = 0:01:18, mem = 2686.5M, totSessionCpu=0:15:33 **

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.714  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.446%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:01:19, real = 0:01:20, mem = 2692.3M, totSessionCpu=0:15:35 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.000 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         5575
Multi-Bit FF Count           :            0
Total Bit Count              :         5575
Total FF Count               :         5575
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     5000.215
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             5575                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:             80             81          0.000 ns          0.000 ns  opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late...
Clock tree timing engine global stage delay update for nangate_delay_corner_fast:hold.late done. (took cpu=0:00:00.1 real=0:00:00.1)
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         5575
Multi-Bit FF Count           :            0
Total Bit Count              :         5575
Total FF Count               :         5575
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     5000.215
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             5575                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         134.07            135          0.000 ns          0.000 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         324  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-5046       70  Net '%s' in clock tree '%s' has existing...
WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 426 warning(s), 0 error(s)

*** ccopt_design #2 [finish] : cpu/real = 0:02:20.2/0:02:21.5 (1.0), totSession cpu/real = 0:15:37.4/1:02:49.8 (0.2), mem = 3500.3M
#% End ccopt_design (date=08/01 11:57:56, total cpu=0:02:20, real=0:02:21, peak res=2882.5M, current mem=2596.2M)
@@file 4: time_design -post_cts
*** time_design #4 [begin] : totSession cpu/real = 0:15:37.4/1:02:49.8 (0.2), mem = 3385.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3385.3M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.714  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.446%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.94 sec
Total Real time: 4.0 sec
Total Memory Usage: 3385.46875 Mbytes
*** time_design #4 [finish] : cpu/real = 0:00:02.9/0:00:03.7 (0.8), totSession cpu/real = 0:15:40.4/1:02:53.5 (0.2), mem = 3385.5M
@@file 5: time_design -post_cts -hold
*** time_design #5 [begin] : totSession cpu/real = 0:15:40.4/1:02:53.5 (0.2), mem = 3385.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3364.0M)
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3373.99)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
**WARN: (IMPESI-3014):	The RC network is incomplete for net clk. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 60322
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3409.2 CPU=0:00:04.7 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3409.2 CPU=0:00:05.7 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:07.0 totSessionCpu=0:15:49 mem=3409.2M)

------------------------------------------------------------------
         time_design Summary
------------------------------------------------------------------

Hold views included:
 nangate_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.031  | -0.113  |
|           TNS (ns):|-567.705 | -36.377 |-531.329 |
|    Violating Paths:|  7816   |  2204   |  5612   |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

Density: 70.446%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 8.74 sec
Total Real time: 8.0 sec
Total Memory Usage: 3338.710938 Mbytes
*** time_design #5 [finish] : cpu/real = 0:00:08.7/0:00:08.7 (1.0), totSession cpu/real = 0:15:49.1/1:03:02.3 (0.3), mem = 3338.7M
@file 6:
#@ End verbose source: _5_CTS.tcl
0
@innovus 76> gui_select -point {177.53950 -10.68250}
@innovus 77> set_layer_preference pgPower -is_visible 0
@innovus 78> set_layer_preference pgGround -is_visible 0
@innovus 79> set_layer_preference block -is_visible 0
@innovus 80> set_layer_preference block -is_visible 1
@innovus 81> set_layer_preference stdCell -is_visible 0
@innovus 82> set_layer_preference stdCell -is_visible 1
@innovus 83> set_layer_preference pgGround -is_visible 1
@innovus 84> set_layer_preference pgPower -is_visible 1
@innovus 85> set_layer_preference densityMap -is_visible 1
@innovus 86> check_legacy_design -io -netlist -physical_library -power_ground -tie_hi_lo -timing_library -spef -floorplan -place -out_dir checkDesign
Begin checking placement ... (start mem=3347.7M, init mem=3347.7M)
*info: Recommended don't use cell = 0           
*info: Placed = 47190          (Fixed = 66)
*info: Unplaced = 0           
Placement Density:70.45%(97895/138965)
Placement Density (including fixed std cells):70.45%(97895/138965)
Finished check_place (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3347.7M)
############################################################################
# Innovus Netlist Design Rule Check
# Fri Aug  1 12:09:22 2025
############################################################################
Design: top

------ Design Summary:
Total Standard Cell Number   (cells) : 47190
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 97895.18
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 47190
Number of Non-uniquified Insts : 47184
Number of Nets                 : 57797
Average number of Pins per Net : 3.31
Maximum number of Pins in Net  : 5576

------ I/O Port summary

Number of Primary I/O Ports    : 324
Number of Input Ports          : 132
Number of Output Ports         : 192
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 324
**WARN: (IMPREPO-202):	There are 324 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 330
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
**WARN: (IMPDB-2136):	Input term 'SN' of  instance 'acc_reg_out_reg[4]54' does not connect to a 'TieHi ' net. The netlist is not correct or the net for connecting tie high/low signals is not specified. To resolve this problem, check your netlist or run connect_global_net to specify the tie high/low signal nets.
Number of Input/InOut Floating Pins            : 1
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-216):	There are 330 Instances with input pins tied together.
**WARN: (IMPREPO-218):	There are 1 Floating Instance terminals.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 102
**WARN: (IMPREPO-227):	There are 102 High Fanout nets (>50).
**WARN: (IMPREPO-213):	There are 324 I/O Pins connected to Non-IO Insts.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/top.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2136           1  %s term '%s' of %s instance '%s' does no...
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
WARNING   IMPREPO-218          1  There are %d Floating Instance terminals...
*** Message Summary: 6 warning(s), 0 error(s)

@innovus 87> set_db opt_drv_fix_max_cap true ; set_db opt_drv_fix_max_tran true ; set_db opt_fix_fanout_load true
@innovus 88> opt_design -post_cts -hold
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2619.4M, totSessionCpu=0:16:13 **
**WARN: (IMPOPT-576):	324 nets have unplaced terms. 
*** opt_design #1 [begin] : totSession cpu/real = 0:16:13.3/1:15:22.6 (0.2), mem = 3347.7M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:16:13.3/1:15:22.6 (0.2), mem = 3347.7M
**INFO: User settings:
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    false
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	rst_n : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	start : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_addr[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[7] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[6] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	preload_data[0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 2652.2M, totSessionCpu=0:16:21 **
*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3373.8M)
*** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:16:21.5/1:15:30.8 (0.2), mem = 3373.8M
GigaOpt Hold Optimizer is used
GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:16:22 mem=3379.8M ***
*** BuildHoldData #1 [begin] (opt_design #1) : totSession cpu/real = 0:16:21.9/1:15:31.2 (0.2), mem = 3379.8M
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3379.78)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 60322
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3422.99 CPU=0:00:04.7 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3422.99 CPU=0:00:05.7 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=0:16:30 mem=3423.0M)

Active hold views:
 nangate_view_hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:09.3 real=0:00:10.0 totSessionCpu=0:16:31 mem=3455.0M ***
OPTC: user 20.0
Done building hold timer [158372 node(s), 362761 edge(s), 1 view(s)] (fixHold) cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=0:16:36 mem=3520.1M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3508.55)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 60322
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3488.06 CPU=0:00:04.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3488.06 CPU=0:00:05.8 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:16:44 mem=3488.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:21.7 real=0:00:22.0 totSessionCpu=0:16:44 mem=3488.1M ***

*Info: minBufDelay = 20.2 ps, libStdDelay = 8.5 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: nangate_view_setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.714  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.031  | -0.113  |
|           TNS (ns):|-567.705 | -36.377 |-531.329 |
|    Violating Paths:|  7816   |  2204   |  5612   |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.446%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:33, real = 0:00:33, mem = 2727.5M, totSessionCpu=0:16:46 **
*** BuildHoldData #1 [finish] (opt_design #1) : cpu/real = 0:00:24.4/0:00:24.4 (1.0), totSession cpu/real = 0:16:46.3/1:15:55.6 (0.2), mem = 3437.1M
*** HoldOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:16:46.3/1:15:55.6 (0.2), mem = 3437.1M
*info: Run opt_design holdfix with 1 thread.
Info: 67 nets with fixed/cover wires excluded.
Info: 67 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:25.0 real=0:00:25.0 totSessionCpu=0:16:47 mem=3633.1M density=70.446% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.113|  -567.70|    7815|          0|       0(     0)|   70.45%|   0:00:00.0|  3633.1M|
|   1|  -0.113|  -567.70|    7815|          0|       0(     0)|   70.45%|   0:00:00.0|  3633.1M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.113|  -567.70|    7815|          0|       0(     0)|   70.45%|   0:00:00.0|  3633.1M|
|   1|  -0.113|  -538.43|    6800|       2239|       0(     0)|   71.73%|   0:00:09.0|  3667.7M|
|   2|  -0.113|  -531.28|    5575|       1224|       1(     0)|   72.43%|   0:00:04.0|  3667.7M|
|   3|  -0.113|  -531.28|    5575|          0|       0(     0)|   72.43%|   0:00:01.0|  3667.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 3463 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 1 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.113|  -531.28|    5575|          0|       0(     0)|   72.43%|   0:00:00.0|  3667.7M|
|   1|  -0.113|  -531.28|    5575|          0|       0(     0)|   72.43%|   0:00:00.0|  3667.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.113|  -531.28|    5575|          0|       0(     0)|   72.43%|   0:00:00.0|  3667.7M|
|   1|  -0.113|  -531.28|    5575|          0|       0(     0)|   72.43%|   0:00:00.0|  3667.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase IV ......
Executing transform: AddBuffer + Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.113|  -531.28|    5575|          0|       0(     0)|   72.43%|   0:00:00.0|  3667.7M|
|   1|  -0.113|  -531.28|    5575|          0|       0(     0)|   72.43%|   0:00:00.0|  3667.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 1 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because it is a high fanout nets.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because instance couldn't be resized.


*** Finished Core Fixing (fixHold) cpu=0:00:43.2 real=0:00:44.0 totSessionCpu=0:17:05 mem=3667.7M density=72.435% ***

*info:
*info: Added a total of 3463 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:         2067 cells of type 'BUF_X1' used
*info:         1395 cells of type 'CLKBUF_X1' used
*info:            1 cell  of type 'CLKBUF_X3' used
*info:
*info: Total 1 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting place_detail (0:17:05 mem=3639.7M) ***
Total net bbox length = 5.399e+05 (2.713e+05 2.686e+05) (ext = 9.608e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3634.2MB
Summary Report:
Instances move: 0 (out of 50587 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.399e+05 (2.713e+05 2.686e+05) (ext = 9.608e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 3634.2MB
*** Finished place_detail (0:17:06 mem=3634.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3625.2M) ***

*** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=3641.2M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:44.9 real=0:00:45.0 totSessionCpu=0:17:07 mem=3651.2M density=72.435%) ***
**INFO: total 17186 insts, 15833 nets marked don't touch
**INFO: total 17186 insts, 15833 nets marked don't touch DB property
**INFO: total 17186 insts, 15833 nets unmarked don't touch

*** HoldOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:20.7/0:00:20.8 (1.0), totSession cpu/real = 0:17:07.0/1:16:16.4 (0.2), mem = 3509.1M
*** Steiner Routed Nets: 9.729%; Threshold: 100; Threshold for Hold: 100
Re-routed 252 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
Extraction called for design 'top' of instances=50653 and nets=61260 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 3509.102M)
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3497.59)
Total number of fetched objects 63785
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3524.8 CPU=0:00:04.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3524.8 CPU=0:00:05.9 REAL=0:00:05.0)
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
OPTC: user 20.0
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.00425
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 nangate_view_setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 20590
[NR-eGR] Read 61006 nets ( ignored 67 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 60939
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 60939 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.193776e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       243( 0.31%)         9( 0.01%)   ( 0.32%) 
[NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        56( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       314( 0.05%)         9( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.55 sec, Real: 0.58 sec, Curr Mem: 3556.80 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:05, real = 0:01:05, mem = 2729.7M, totSessionCpu=0:17:19 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3489.32)
*** Calculating scaling factor for nangate_libset_fast libraries using the default operating condition of each library.
Total number of fetched objects 63785
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3516.53 CPU=0:00:04.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=3516.53 CPU=0:00:05.8 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:17:26 mem=3516.5M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3460.04)
*** Calculating scaling factor for nangate_libset_worst libraries using the default operating condition of each library.
Total number of fetched objects 63785
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3519.25 CPU=0:00:04.9 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3519.25 CPU=0:00:05.8 REAL=0:00:06.0)
*** Done Building Timing Graph (cpu=0:00:06.7 real=0:00:06.0 totSessionCpu=0:17:35 mem=3519.2M)

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 nangate_view_setup 
Hold views included:
 nangate_view_hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.713  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.113  | -0.000  | -0.113  |
|           TNS (ns):|-531.286 |  0.000  |-531.286 |
|    Violating Paths:|  5578   |    3    |  5575   |
|          All Paths:|  11342  |  5575   |  7229   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.435%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:01:23, real = 0:01:23, mem = 2780.5M, totSessionCpu=0:17:36 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                       0.000 ns          0.000 ns  final
UM: Running design category ...
------------------------------------------------------------
	Current design flip-flop statistics

Single-Bit FF Count          :         5575
Multi-Bit FF Count           :            0
Total Bit Count              :         5575
Total FF Count               :         5575
Bits Per Flop                :        1.000
Total Clock Pin Cap(FF)      :     5000.215
Multibit Conversion Ratio(%) :         0.00
------------------------------------------------------------
------------------------------------------------------------
            Multi-bit cell usage statistics

------------------------------------------------------------
============================================================
Sequential Multibit cells usage statistics
------------------------------------------------------------
            Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
------------------------------------------------------------
-FlipFlops             5575                    0        0.00                    1.00
------------------------------------------------------------

------------------------------------------------------------
Seq_Mbit libcell              Bitwidth        Count
------------------------------------------------------------
Total 0
============================================================
------------------------------------------------------------
Category            Num of Insts Rejected     Reasons
------------------------------------------------------------
------------------------------------------------------------
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         119.75            837          0.000 ns          0.000 ns  opt_design_postcts_hold
Info: Destroy the CCOpt slew target map.
*** opt_design #1 [finish] : cpu/real = 0:01:23.9/0:01:24.9 (1.0), totSession cpu/real = 0:17:37.2/1:16:47.5 (0.2), mem = 3488.4M
@innovus 89> source _5_CTS.tcl 

#@ Begin verbose source (pre): source _5_CTS.tcl 
@@file 1: set_db cts_buffer_cells {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3}
@@file 2: set_db cts_inverter_cells {INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32} 
@@file 3: ccopt_design
#% Begin ccopt_design (date=08/01 12:12:32, mem=2686.2M)
*** ccopt_design #3 [begin] : totSession cpu/real = 0:17:38.3/1:17:26.0 (0.2), mem = 3419.4M
Runtime...
**INFO: User's settings:
**INFO (INTERRUPT): The current script will stop before next command.
**INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
delaycal_enable_high_fanout                                    true
delaycal_ignore_net_load                                       false
delaycal_socv_accuracy_mode                                    low
setAnalysisMode -cts                                           postCTS
setAnalysisMode -skew                                          true
setDelayCalMode -engine                                        aae
design_process_node                                            45
extract_rc_coupling_cap_threshold                              0.1
extract_rc_engine                                              pre_route
extract_rc_relative_cap_threshold                              1.0
extract_rc_total_cap_threshold                                 0.0
opt_drv_fix_max_cap                                            true
opt_drv_fix_max_tran                                           true
opt_drv_margin                                                 0.0
opt_fix_drv                                                    true
opt_fix_fanout_load                                            true
opt_preserve_all_sequential                                    true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_useful_skew_eco_route                                      false
opt_view_pruning_hold_target_slack_auto_flow                   0
opt_view_pruning_hold_views_active_list                        { nangate_view_hold }
opt_view_pruning_hold_views_persistent_list                    { nangate_view_hold}
opt_view_pruning_setup_views_active_list                       { nangate_view_setup }
opt_view_pruning_setup_views_persistent_list                   { nangate_view_setup}
opt_view_pruning_tdgr_setup_views_persistent_list              { nangate_view_setup}
route_design_extract_third_party_compatible                    false
route_design_global_exp_timing_driven_std_delay                8.5
route_early_global_bottom_routing_layer                        2
route_early_global_honor_partition_pin_guide                   true
route_early_global_honor_power_domain                          false
route_early_global_top_routing_layer                           10
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -cts                                           postCTS
getAnalysisMode -skew                                          true
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
**WARN: (IMPCCOPT-5046):	Net 'clk' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_33' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_6' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_7' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_8' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_1' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_4' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_5' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_15' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_16' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_17' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_9' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_10' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_11' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_12' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_13' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_14' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_22' in clock tree 'clk' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (EMS-27):	Message (IMPCCOPT-5046) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPCCOPT-5047):	Found 67 clock net(s) with existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5047' for more detail.
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3419.4M, init mem=3419.4M)
*info: Placed = 50653          (Fixed = 66)
*info: Unplaced = 0           
Placement Density:72.43%(100659/138965)
Placement Density (including fixed std cells):72.43%(100659/138965)
Finished check_place (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=3419.4M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 2 clocks in propagated mode.

Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #3) : totSession cpu/real = 0:17:44.3/1:17:31.9 (0.2), mem = 3419.4M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 5575 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 5575 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3419.43 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 67  Num Prerouted Wires = 20590
[NR-eGR] Read 61006 nets ( ignored 67 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 60939
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 60939 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.193776e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       243( 0.31%)         9( 0.01%)   ( 0.32%) 
[NR-eGR]  metal3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        56( 0.07%)         0( 0.00%)   ( 0.07%) 
[NR-eGR]  metal5 ( 5)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       314( 0.05%)         9( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  197721 
[NR-eGR]  metal2   (2V)        136258  238924 
[NR-eGR]  metal3   (3H)        240565   78431 
[NR-eGR]  metal4   (4V)        108848   12301 
[NR-eGR]  metal5   (5H)         47619   10019 
[NR-eGR]  metal6   (6V)         51798     210 
[NR-eGR]  metal7   (7H)           375      92 
[NR-eGR]  metal8   (8V)           988       2 
[NR-eGR]  metal9   (9H)             1       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       586453  537700 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 539932um
[NR-eGR] Total length: 586453um, number of vias: 537700
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.48 sec, Real: 1.51 sec, Curr Mem: 3467.17 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:01.7 real=0:00:01.7)
Legalization setup...
Using cell based legalization.
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_buffer_cells is set for at least one object
    cts_inverter_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
    cts_skew_group_target_insertion_delay is set for at least one object
    cts_target_skew is set for at least one object
    cts_target_skew_wire is set for at least one object
  Private non-default attributes:
    cts_clock_nets_detailed_routed: true (default: false)
    cts_exp_use_early_global_min_max_route_layers: false (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): default_route_type_leaf (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     {BUF_X32 BUF_X16 BUF_X8 BUF_X4 CLKBUF_X3 BUF_X2 BUF_X1 CLKBUF_X1}
  Inverters:   INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1 
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 138964.784um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner nangate_delay_corner_worst:setup, late and power domain auto-default:
  Slew time target (leaf):    0.071ns
  Slew time target (trunk):   0.071ns
  Slew time target (top):     0.071ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.040ns
  Buffer max distance: 518.605um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BUF_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=499.625um, saturatedSlew=0.039ns, speed=6446.774um per ns, cellArea=6.921um^2 per 1000um}
  Inverter  : {lib_cell:INV_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=307.125um, saturatedSlew=0.023ns, speed=7745.901um per ns, cellArea=7.795um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=594.125um, saturatedSlew=0.053ns, speed=4922.328um per ns, cellArea=12.984um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=nangate_delay_corner_worst:setup.late, optimalDrivingDistance=588.875um, saturatedSlew=0.053ns, speed=5046.059um per ns, cellArea=11.744um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/nangate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       5575
  Delay constrained sinks:     5575
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner nangate_delay_corner_worst:setup.late:
  Skew target:                 0.040ns
Primary reporting skew groups are:
skew_group clk/nangate_constraint_mode with 5575 clock sinks

Clock DAG stats initial state:
  cell counts      : b=66, i=0, icg=0, dcg=0, l=0, total=66
  sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
  misc counts      : r=1, pp=0
  cell areas       : b=234.612um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=234.612um^2
  hp wire lengths  : top=0.000um, trunk=1495.540um, leaf=5705.740um, total=7201.280um
Clock DAG library cell distribution initial state {count}:
   Bufs: BUF_X16: 2 BUF_X8: 64 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Checking for illegal sizes of clock logic instances
Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:03.3 real=0:00:03.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::PreparingToBalance
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
          Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
      hp wire lengths  : top=0.000um, trunk=1939.100um, leaf=5626.780um, total=7565.880um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BUF_X32: 69 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:01.5 real=0:00:01.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:17:50 mem=3408.3M) ***
Total net bbox length = 5.402e+05 (2.713e+05 2.689e+05) (ext = 9.585e+04)
Move report: Detail placement moves 1299 insts, mean move: 0.93 um, max move: 8.40 um 
	Max move on inst (CTS_ccl_a_buf_00163): (140.60, 95.48) --> (140.60, 87.08)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3405.8MB
Summary Report:
Instances move: 1299 (out of 50656 movable)
Instances flipped: 0
Mean displacement: 0.93 um
Max displacement: 8.40 um (Instance: CTS_ccl_a_buf_00163) (140.6, 95.48) -> (140.6, 87.08)
	Length: 49 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: BUF_X32
Total net bbox length = 5.409e+05 (2.716e+05 2.692e+05) (ext = 9.585e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3405.8MB
*** Finished place_detail (0:17:51 mem=3405.8M) ***
    ClockRefiner summary
    All clock instances: Moved 199, flipped 53 and cell swapped 0 (out of a total of 5644).
    The largest move was 8.4 um for CTS_ccl_a_buf_00163.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.8 real=0:00:01.8)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
    Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ------------------------------------
    Movement (um)        Number of cells
    ------------------------------------
    [2.8,4.66667)               7
    [4.66667,6.53333)           1
    [6.53333,8.4)               1
    ------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ------------------------------------------------------------------------------------------------------------------------------------------------------
         8.4         (140.600,95.480)     (140.600,87.080)     CTS_ccl_a_buf_00163 (a lib_cell BUF_X32) at (140.600,87.080), in power domain auto-default
         5.6         (137.750,95.480)     (137.750,89.880)     CTS_ccl_a_buf_00220 (a lib_cell BUF_X32) at (137.750,89.880), in power domain auto-default
         2.8         (266.570,61.880)     (266.570,59.080)     CTS_ccl_a_buf_00203 (a lib_cell BUF_X32) at (266.570,59.080), in power domain auto-default
         2.8         (111.910,291.480)    (111.910,288.680)    CTS_ccl_a_buf_00181 (a lib_cell BUF_X32) at (111.910,288.680), in power domain auto-default
         2.8         (63.080,291.480)     (63.080,294.280)     CTS_ccl_a_buf_00183 (a lib_cell BUF_X32) at (63.080,294.280), in power domain auto-default
         2.8         (137.750,95.480)     (137.750,92.680)     CTS_ccl_a_buf_00213 (a lib_cell BUF_X32) at (137.750,92.680), in power domain auto-default
         2.8         (255.740,291.480)    (255.740,288.680)    CTS_ccl_a_buf_00211 (a lib_cell BUF_X32) at (255.740,288.680), in power domain auto-default
         2.8         (137.750,95.480)     (137.750,98.280)     CTS_ccl_a_buf_00216 (a lib_cell BUF_X32) at (137.750,98.280), in power domain auto-default
         2.8         (62.130,291.480)     (62.130,288.680)     CTS_ccl_a_buf_00217 (a lib_cell BUF_X32) at (62.130,288.680), in power domain auto-default
         0           (13.235,11.012)      (13.235,11.012)      CTS_ccl_a_buf_00219 (a lib_cell BUF_X32) at (10.070,10.080), in power domain auto-default
    ------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:02.2 real=0:00:02.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
      cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=284.915fF, leaf=2002.558fF, total=2287.473fF
      wire lengths     : top=0.000um, trunk=2605.188um, leaf=18499.539um, total=21104.727um
      hp wire lengths  : top=0.000um, trunk=1953.480um, leaf=5636.845um, total=7590.325um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.071ns count=14 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BUF_X32: 69 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.223, avg=0.148, sd=0.030], skew [0.128 vs 0.040*], 55.2% {0.113, 0.152} (wid=0.104 ws=0.095) (gid=0.121 gs=0.035)
    Skew group summary after 'Clustering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.096, max=0.223, avg=0.148, sd=0.030], skew [0.128 vs 0.040*], 55.2% {0.113, 0.152} (wid=0.104 ws=0.095) (gid=0.121 gs=0.035)
    Legalizer API calls during this step: 1285 succeeded with high effort: 1285 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:03.9 real=0:00:03.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Clustering
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        70 (unrouted=70, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61193 (unrouted=254, trialRouted=60939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 70 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 70 nets for routing of which 70 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 70 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 177722 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 177722
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 61009 nets ( ignored 60939 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 70 clock nets ( 70 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 70
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 70 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.071160e+04um
[NR-eGR] Create a new net group with 52 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 52 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.551100e+04um
[NR-eGR] Create a new net group with 46 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 46 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.941440e+04um
[NR-eGR] Create a new net group with 46 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 46 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.333600e+04um
[NR-eGR] Create a new net group with 46 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 46 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.141580e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  197727 
[NR-eGR]  metal2   (2V)        138427  239656 
[NR-eGR]  metal3   (3H)        240210   78079 
[NR-eGR]  metal4   (4V)        107878   12377 
[NR-eGR]  metal5   (5H)         47873   10021 
[NR-eGR]  metal6   (6V)         51711     210 
[NR-eGR]  metal7   (7H)           375      92 
[NR-eGR]  metal8   (8V)           988       2 
[NR-eGR]  metal9   (9H)             1       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       587462  538164 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 540865um
[NR-eGR] Total length: 587462um, number of vias: 538164
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 21821um, number of vias: 16547
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   5713 
[NR-eGR]  metal2   (2V)          3634   6345 
[NR-eGR]  metal3   (3H)          9441   4254 
[NR-eGR]  metal4   (4V)          7920    227 
[NR-eGR]  metal5   (5H)           818      8 
[NR-eGR]  metal6   (6V)             9      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21821  16547 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7830um
[NR-eGR] Total length: 21821um, number of vias: 16547
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 21821um, number of vias: 16547
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.76 sec, Curr Mem: 3437.34 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
    Routing using eGR only done.
Net route status summary:
  Clock:        70 (unrouted=0, trialRouted=0, noStatus=0, routed=70, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61193 (unrouted=254, trialRouted=60939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #3) : totSession cpu/real = 0:17:53.0/1:17:40.6 (0.2), mem = 3437.3M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 81886 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 81886
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 70  Num Prerouted Wires = 24840
[NR-eGR] Read 61009 nets ( ignored 70 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 60939
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 60939 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.11% V. EstWL: 5.201308e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)       295( 0.37%)        12( 0.02%)   ( 0.39%) 
[NR-eGR]  metal3 ( 3)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal4 ( 4)        60( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  metal5 ( 5)         4( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal6 ( 6)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       376( 0.06%)        12( 0.00%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.01% V
Early Global Route congestion estimation runtime: 0.61 seconds, mem = 3464.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  197727 
[NR-eGR]  metal2   (2V)        136696  239149 
[NR-eGR]  metal3   (3H)        240377   79153 
[NR-eGR]  metal4   (4V)        109082   12614 
[NR-eGR]  metal5   (5H)         48252   10158 
[NR-eGR]  metal6   (6V)         52449     231 
[NR-eGR]  metal7   (7H)           383     109 
[NR-eGR]  metal8   (8V)          1216       4 
[NR-eGR]  metal9   (9H)             2       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       588456  539145 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 540865um
[NR-eGR] Total length: 588456um, number of vias: 539145
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.87 seconds, mem = 3464.2M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:01.5, real=0:00:01.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #3) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:17:54.4/1:17:42.2 (0.2), mem = 3464.2M
    Congestion Repair done. (took cpu=0:00:01.5 real=0:00:01.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Congestion Repair
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.8 real=0:00:02.8)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=50656 and nets=61263 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 3464.227M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
    sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
    misc counts      : r=1, pp=0
    cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
    cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
    sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=285.861fF, leaf=2002.697fF, total=2288.558fF
    wire lengths     : top=0.000um, trunk=2605.188um, leaf=18499.539um, total=21104.727um
    hp wire lengths  : top=0.000um, trunk=1953.480um, leaf=5636.845um, total=7590.325um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.071ns count=14 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: BUF_X32: 69 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.223, avg=0.147, sd=0.029], skew [0.128 vs 0.040*], 55.4% {0.113, 0.152} (wid=0.104 ws=0.094) (gid=0.120 gs=0.035)
  Skew group summary after clustering cong repair call:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.223, avg=0.147, sd=0.029], skew [0.128 vs 0.040*], 55.4% {0.113, 0.152} (wid=0.104 ws=0.094) (gid=0.120 gs=0.035)
  CongRepair After Initial Clustering done. (took cpu=0:00:03.4 real=0:00:03.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CongRepair After Initial Clustering
  Stage::Clustering done. (took cpu=0:00:07.4 real=0:00:07.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
      cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=285.861fF, leaf=2002.697fF, total=2288.558fF
      wire lengths     : top=0.000um, trunk=2605.188um, leaf=18499.539um, total=21104.727um
      hp wire lengths  : top=0.000um, trunk=1953.480um, leaf=5636.845um, total=7590.325um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.071ns count=14 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BUF_X32: 69 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.223], skew [0.128 vs 0.040*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.223], skew [0.128 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=69, i=0, icg=0, dcg=0, l=0, total=69
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=899.346um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=899.346um^2
      cell capacitance : b=1664.714fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1664.714fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=285.861fF, leaf=2002.697fF, total=2288.558fF
      wire lengths     : top=0.000um, trunk=2605.188um, leaf=18499.539um, total=21104.727um
      hp wire lengths  : top=0.000um, trunk=1953.480um, leaf=5636.845um, total=7590.325um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.071ns count=14 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {14 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BUF_X32: 69 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.223, avg=0.147, sd=0.029], skew [0.128 vs 0.040*], 55.4% {0.113, 0.152} (wid=0.104 ws=0.094) (gid=0.120 gs=0.035)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.095, max=0.223, avg=0.147, sd=0.029], skew [0.128 vs 0.040*], 55.4% {0.113, 0.152} (wid=0.104 ws=0.094) (gid=0.120 gs=0.035)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=886.312um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=886.312um^2
      cell capacitance : b=1640.588fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1640.588fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=258.604fF, leaf=2002.697fF, total=2261.301fF
      wire lengths     : top=0.000um, trunk=2355.820um, leaf=18499.539um, total=20855.359um
      hp wire lengths  : top=0.000um, trunk=1625.480um, leaf=5636.845um, total=7262.325um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.071ns count=13 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BUF_X32: 68 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
    Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=886.312um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=886.312um^2
      cell capacitance : b=1640.588fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1640.588fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=258.604fF, leaf=2002.697fF, total=2261.301fF
      wire lengths     : top=0.000um, trunk=2355.820um, leaf=18499.539um, total=20855.359um
      hp wire lengths  : top=0.000um, trunk=1625.480um, leaf=5636.845um, total=7262.325um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.071ns count=13 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BUF_X32: 68 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=886.312um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=886.312um^2
      cell capacitance : b=1640.588fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1640.588fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=258.604fF, leaf=2002.697fF, total=2261.301fF
      wire lengths     : top=0.000um, trunk=2355.820um, leaf=18499.539um, total=20855.359um
      hp wire lengths  : top=0.000um, trunk=1625.480um, leaf=5636.845um, total=7262.325um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.071ns count=13 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BUF_X32: 68 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=886.312um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=886.312um^2
      cell capacitance : b=1640.588fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1640.588fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=258.604fF, leaf=2002.697fF, total=2261.301fF
      wire lengths     : top=0.000um, trunk=2355.820um, leaf=18499.539um, total=20855.359um
      hp wire lengths  : top=0.000um, trunk=1625.480um, leaf=5636.845um, total=7262.325um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.071ns count=13 avg=0.023ns sd=0.010ns min=0.006ns max=0.040ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.017ns sd=0.003ns min=0.012ns max=0.024ns {56 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BUF_X32: 68 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.184], skew [0.089 vs 0.040*]
    Legalizer API calls during this step: 31 succeeded with high effort: 31 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Removing longest path buffering
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=873.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=873.544um^2
      cell capacitance : b=1614.801fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1614.801fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=261.571fF, leaf=2011.825fF, total=2273.396fF
      wire lengths     : top=0.000um, trunk=2385.515um, leaf=18587.960um, total=20973.475um
      hp wire lengths  : top=0.000um, trunk=1647.790um, leaf=5688.170um, total=7335.960um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.071ns count=13 avg=0.022ns sd=0.009ns min=0.006ns max=0.035ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.005ns min=0.012ns max=0.045ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BUF_X32: 66 BUF_X16: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.164, avg=0.129, sd=0.016], skew [0.070 vs 0.040*], 76.6% {0.105, 0.145} (wid=0.080 ws=0.070) (gid=0.100 gs=0.024)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.164, avg=0.129, sd=0.016], skew [0.070 vs 0.040*], 76.6% {0.105, 0.145} (wid=0.080 ws=0.070) (gid=0.100 gs=0.024)
    Legalizer API calls during this step: 244 succeeded with high effort: 244 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.7 real=0:00:01.7)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.3 real=0:00:02.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:09.9 real=0:00:10.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=873.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=873.544um^2
      cell capacitance : b=1614.801fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=1614.801fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=261.571fF, leaf=2011.825fF, total=2273.396fF
      wire lengths     : top=0.000um, trunk=2385.515um, leaf=18587.960um, total=20973.475um
      hp wire lengths  : top=0.000um, trunk=1647.790um, leaf=5688.170um, total=7335.960um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.071ns count=13 avg=0.022ns sd=0.009ns min=0.006ns max=0.035ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.018ns sd=0.005ns min=0.012ns max=0.045ns {55 <= 0.043ns, 1 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BUF_X32: 66 BUF_X16: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.164], skew [0.070 vs 0.040*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.094, max=0.164], skew [0.070 vs 0.040*]
    Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=273.448um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=273.448um^2
      cell capacitance : b=473.294fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=473.294fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=258.410fF, leaf=2001.415fF, total=2259.825fF
      wire lengths     : top=0.000um, trunk=2360.584um, leaf=18492.016um, total=20852.601um
      hp wire lengths  : top=0.000um, trunk=1647.790um, leaf=5688.170um, total=7335.960um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.071ns count=13 avg=0.012ns sd=0.005ns min=0.009ns max=0.026ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.042ns sd=0.013ns min=0.020ns max=0.070ns {44 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 9 <= 0.068ns, 2 <= 0.071ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: BUF_X32: 3 BUF_X16: 9 BUF_X8: 44 BUF_X4: 12 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.104, max=0.161], skew [0.056 vs 0.040*]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.104, max=0.161], skew [0.056 vs 0.040*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=219.184um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=219.184um^2
      cell capacitance : b=375.594fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=375.594fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=258.261fF, leaf=2001.876fF, total=2260.137fF
      wire lengths     : top=0.000um, trunk=2359.204um, leaf=18496.586um, total=20855.790um
      hp wire lengths  : top=0.000um, trunk=1647.790um, leaf=5688.170um, total=7335.960um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.071ns count=13 avg=0.012ns sd=0.007ns min=0.007ns max=0.032ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.034ns max=0.071ns {22 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 18 <= 0.071ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: BUF_X32: 2 BUF_X16: 6 BUF_X8: 26 BUF_X4: 34 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.108, max=0.161], skew [0.053 vs 0.040*]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.108, max=0.161], skew [0.053 vs 0.040*]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=203.224um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.224um^2
      cell capacitance : b=346.387fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=346.387fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=257.579fF, leaf=2002.333fF, total=2259.912fF
      wire lengths     : top=0.000um, trunk=2358.044um, leaf=18499.382um, total=20857.426um
      hp wire lengths  : top=0.000um, trunk=1647.790um, leaf=5688.170um, total=7335.960um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.071ns count=13 avg=0.012ns sd=0.005ns min=0.007ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 26 BUF_X4: 36 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.110, max=0.161], skew [0.051 vs 0.040*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.110, max=0.161], skew [0.051 vs 0.040*]
    Legalizer API calls during this step: 610 succeeded with high effort: 610 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.9 real=0:00:02.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=203.224um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.224um^2
      cell capacitance : b=346.387fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=346.387fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=258.924fF, leaf=2005.263fF, total=2264.187fF
      wire lengths     : top=0.000um, trunk=2369.758um, leaf=18524.236um, total=20893.995um
      hp wire lengths  : top=0.000um, trunk=1697.520um, leaf=5692.790um, total=7390.310um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.071ns count=13 avg=0.012ns sd=0.005ns min=0.007ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 26 BUF_X4: 36 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.161, avg=0.146, sd=0.010], skew [0.047 vs 0.040*], 98.7% {0.121, 0.161} (wid=0.072 ws=0.067) (gid=0.143 gs=0.062)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.114, max=0.161, avg=0.146, sd=0.010], skew [0.047 vs 0.040*], 98.7% {0.121, 0.161} (wid=0.072 ws=0.067) (gid=0.143 gs=0.062)
    Legalizer API calls during this step: 137 succeeded with high effort: 137 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:04.0 real=0:00:04.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.026ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 70 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=68, i=0, icg=0, dcg=0, l=0, total=68
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=203.224um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.224um^2
          cell capacitance : b=346.387fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=346.387fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=258.924fF, leaf=2005.263fF, total=2264.187fF
          wire lengths     : top=0.000um, trunk=2369.758um, leaf=18524.236um, total=20893.995um
          hp wire lengths  : top=0.000um, trunk=1697.520um, leaf=5692.790um, total=7390.310um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.071ns count=13 avg=0.012ns sd=0.005ns min=0.007ns max=0.021ns {13 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 26 BUF_X4: 36 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
          cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
          wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
          hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
        Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.5 real=0:00:00.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
          cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
          wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
          hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
      cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
      wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
      hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:01.0 real=0:00:01.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
    sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
    misc counts      : r=1, pp=0
    cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
    cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
    sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
    wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
    hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
      cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
      wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
      hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
          cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
          wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
          hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
      cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
      wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
      hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
      cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
      wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
      hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160], skew [0.037 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
      cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
      wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
      hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160, avg=0.148, sd=0.008], skew [0.037 vs 0.040], 100% {0.122, 0.160} (wid=0.071 ws=0.067) (gid=0.142 gs=0.062)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.122, max=0.160, avg=0.148, sd=0.008], skew [0.037 vs 0.040], 100% {0.122, 0.160} (wid=0.071 ws=0.067) (gid=0.142 gs=0.062)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:01.5 real=0:00:01.5)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Balancing
  Stage::Polishing...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
  Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
    sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
    misc counts      : r=1, pp=0
    cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
    cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
    sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
    wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
    wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
    hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
    Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
  Primary reporting skew groups before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.124, max=0.162], skew [0.038 vs 0.040]
  Skew group summary before polishing:
    skew_group clk/nangate_constraint_mode: insertion delay [min=0.124, max=0.162], skew [0.038 vs 0.040]
  Merging balancing drivers for power...
    Tried: 72 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
      cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
      wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
      hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.124, max=0.162], skew [0.038 vs 0.040]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.124, max=0.162], skew [0.038 vs 0.040]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
      cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=276.646fF, leaf=2005.263fF, total=2281.909fF
      wire lengths     : top=0.000um, trunk=2526.405um, leaf=18524.236um, total=21050.641um
      hp wire lengths  : top=0.000um, trunk=1864.010um, leaf=5692.790um, total=7556.800um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.071ns count=15 avg=0.012ns sd=0.005ns min=0.006ns max=0.021ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.057ns sd=0.015ns min=0.034ns max=0.071ns {20 <= 0.043ns, 0 <= 0.057ns, 1 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.124, max=0.162, avg=0.149, sd=0.008], skew [0.038 vs 0.040], 100% {0.124, 0.162} (wid=0.071 ws=0.067) (gid=0.143 gs=0.059)
    Skew group summary after 'Improving clock skew':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.124, max=0.162, avg=0.149, sd=0.008], skew [0.038 vs 0.040], 100% {0.124, 0.162} (wid=0.071 ws=0.067) (gid=0.143 gs=0.059)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving clock skew
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 477 succeeded with high effort: 477 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.6)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 980 succeeded with high effort: 980 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:02.2 real=0:00:02.2)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        Legalizer API calls during this step: 390 succeeded with high effort: 390 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.7)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
        100% 
        Legalizer API calls during this step: 980 succeeded with high effort: 980 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.8 real=0:00:01.8)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=208.544um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=208.544um^2
      cell capacitance : b=355.439fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=355.439fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=242.201fF, leaf=1968.318fF, total=2210.518fF
      wire lengths     : top=0.000um, trunk=2209.918um, leaf=18176.830um, total=20386.748um
      hp wire lengths  : top=0.000um, trunk=1762.310um, leaf=5669.090um, total=7431.400um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.071ns count=15 avg=0.011ns sd=0.005ns min=0.006ns max=0.024ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.034ns max=0.071ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 5 BUF_X8: 27 BUF_X4: 37 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.161, avg=0.147, sd=0.009], skew [0.039 vs 0.040], 100% {0.121, 0.161} (wid=0.051 ws=0.047) (gid=0.141 gs=0.048)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.161, avg=0.147, sd=0.009], skew [0.039 vs 0.040], 100% {0.121, 0.161} (wid=0.051 ws=0.047) (gid=0.141 gs=0.048)
    Legalizer API calls during this step: 2827 succeeded with high effort: 2827 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:05.4 real=0:00:05.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Moving gates to reduce wire capacitance
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=5355.317fF fall=4963.800fF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Legalizing clock trees
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=5347.161fF fall=4956.291fF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
      cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=242.262fF, leaf=1968.318fF, total=2210.579fF
      wire lengths     : top=0.000um, trunk=2210.503um, leaf=18176.830um, total=20387.334um
      hp wire lengths  : top=0.000um, trunk=1762.310um, leaf=5669.090um, total=7431.400um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.071ns count=15 avg=0.012ns sd=0.006ns min=0.006ns max=0.024ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.034ns max=0.071ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.161, avg=0.148, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.161} (wid=0.049 ws=0.045) (gid=0.140 gs=0.038)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.161, avg=0.148, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.161} (wid=0.049 ws=0.045) (gid=0.140 gs=0.038)
    Legalizer API calls during this step: 177 succeeded with high effort: 177 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
      cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=242.262fF, leaf=1968.318fF, total=2210.579fF
      wire lengths     : top=0.000um, trunk=2210.503um, leaf=18176.830um, total=20387.334um
      hp wire lengths  : top=0.000um, trunk=1762.310um, leaf=5669.090um, total=7431.400um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.071ns count=15 avg=0.012ns sd=0.006ns min=0.006ns max=0.024ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.034ns max=0.071ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 15 <= 0.068ns, 20 <= 0.071ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.161, avg=0.148, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.161} (wid=0.049 ws=0.045) (gid=0.140 gs=0.038)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.161, avg=0.148, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.161} (wid=0.049 ws=0.045) (gid=0.140 gs=0.038)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 69 succeeded with high effort: 69 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=71, filtered=71, permitted=70, cannotCompute=3, computed=67, moveTooSmall=62, resolved=0, predictFail=12, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=255, accepted=8
        Max accepted move=29.080um, total accepted move=74.400um, average move=9.300um
        Move for wirelength. considered=71, filtered=71, permitted=70, cannotCompute=3, computed=67, moveTooSmall=62, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=258, accepted=5
        Max accepted move=66.830um, total accepted move=126.820um, average move=25.364um
        Move for wirelength. considered=71, filtered=71, permitted=70, cannotCompute=3, computed=67, moveTooSmall=63, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=275, accepted=3
        Max accepted move=16.400um, total accepted move=28.740um, average move=9.580um
        Legalizer API calls during this step: 876 succeeded with high effort: 876 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.6 real=0:00:01.6)
      Global shorten wires A1...
        Legalizer API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=71, filtered=71, permitted=70, cannotCompute=66, computed=4, moveTooSmall=117, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 303 succeeded with high effort: 303 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - branch...
        Move for wirelength. considered=71, filtered=71, permitted=70, cannotCompute=0, computed=70, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=71, accepted=3
        Max accepted move=1.400um, total accepted move=2.540um, average move=0.847um
        Move for wirelength. considered=71, filtered=71, permitted=70, cannotCompute=67, computed=3, moveTooSmall=0, resolved=0, predictFail=121, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 78 succeeded with high effort: 78 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
        sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
        misc counts      : r=1, pp=0
        cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
        cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
        sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
        wire capacitance : top=0.000fF, trunk=238.625fF, leaf=1966.518fF, total=2205.143fF
        wire lengths     : top=0.000um, trunk=2178.097um, leaf=18160.250um, total=20338.347um
        hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.040ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
        Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.034ns max=0.071ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.160, avg=0.147, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.160} (wid=0.060 ws=0.057) (gid=0.140 gs=0.045)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.160, avg=0.147, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.160} (wid=0.060 ws=0.057) (gid=0.140 gs=0.045)
      Legalizer API calls during this step: 1395 succeeded with high effort: 1395 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:02.2 real=0:00:02.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Reduction extra effort
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 72 , Succeeded = 2 , Constraints Broken = 68 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   FlipOpt
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
      sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
      misc counts      : r=1, pp=0
      cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
      cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
      sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
      wire capacitance : top=0.000fF, trunk=237.945fF, leaf=1966.518fF, total=2204.464fF
      wire lengths     : top=0.000um, trunk=2171.238um, leaf=18160.250um, total=20331.488um
      hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.040ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
      Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.034ns max=0.071ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 16 <= 0.068ns, 19 <= 0.071ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.160, avg=0.147, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.160} (wid=0.060 ws=0.057) (gid=0.140 gs=0.045)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/nangate_constraint_mode: insertion delay [min=0.121, max=0.160, avg=0.147, sd=0.007], skew [0.039 vs 0.040], 100% {0.121, 0.160} (wid=0.060 ws=0.057) (gid=0.140 gs=0.045)
    Legalizer API calls during this step: 1395 succeeded with high effort: 1395 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.6 real=0:00:02.6)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Wire Opt OverFix
  Total capacitance is (rise=7551.625fF fall=7160.754fF), of which (rise=2204.464fF fall=2204.464fF) is wire, and (rise=5347.161fF fall=4956.291fF) is gate.
  Stage::Polishing done. (took cpu=0:00:09.4 real=0:00:09.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 70 clock instances.
  Performing Clock Only Refine Place.
*** Starting place_detail (0:18:13 mem=3407.4M) ***
Total net bbox length = 5.408e+05 (2.716e+05 2.692e+05) (ext = 9.604e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3407.4MB
Summary Report:
Instances move: 0 (out of 50657 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.408e+05 (2.716e+05 2.692e+05) (ext = 9.604e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3407.4MB
*** Finished place_detail (0:18:13 mem=3407.4M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 5645).
  Restoring place_status_cts on 70 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.4)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:15.3 real=0:00:15.3)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        71 (unrouted=71, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61193 (unrouted=254, trialRouted=60939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 71 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 71 nets for routing of which 71 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 71 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 177722 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 177722
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 61010 nets ( ignored 60939 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 71 clock nets ( 71 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 71
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 71 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.005780e+04um
[NR-eGR] Create a new net group with 51 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 51 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.449600e+04um
[NR-eGR] Create a new net group with 45 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 45 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.751740e+04um
[NR-eGR] Create a new net group with 45 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 45 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.054020e+04um
[NR-eGR] Create a new net group with 44 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 44 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.667400e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  197729 
[NR-eGR]  metal2   (2V)        136694  239164 
[NR-eGR]  metal3   (3H)        240081   79133 
[NR-eGR]  metal4   (4V)        108856   12626 
[NR-eGR]  metal5   (5H)         48218   10159 
[NR-eGR]  metal6   (6V)         52484     231 
[NR-eGR]  metal7   (7H)           383     109 
[NR-eGR]  metal8   (8V)          1216       4 
[NR-eGR]  metal9   (9H)             2       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       587935  539155 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 540817um
[NR-eGR] Total length: 587935um, number of vias: 539155
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 21300um, number of vias: 16557
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   5715 
[NR-eGR]  metal2   (2V)          3632   6360 
[NR-eGR]  metal3   (3H)          9145   4234 
[NR-eGR]  metal4   (4V)          7694    239 
[NR-eGR]  metal5   (5H)           784      9 
[NR-eGR]  metal6   (6V)            44      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21300  16557 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7591um
[NR-eGR] Total length: 21300um, number of vias: 16557
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 21300um, number of vias: 16557
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.79 sec, Real: 0.79 sec, Curr Mem: 3437.76 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR only step
      Routing using eGR only done.
Net route status summary:
  Clock:        71 (unrouted=0, trialRouted=0, noStatus=0, routed=71, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61193 (unrouted=254, trialRouted=60939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.1 real=0:00:01.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=50657 and nets=61264 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 3437.758M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.4)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late...
        Clock tree timing engine global stage delay update for nangate_delay_corner_worst:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
          cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=240.255fF, leaf=2003.416fF, total=2243.672fF
          wire lengths     : top=0.000um, trunk=2189.544um, leaf=19111.195um, total=21300.739um
          hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.039ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.033ns max=0.070ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 21 <= 0.068ns, 14 <= 0.071ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159, avg=0.147, sd=0.007], skew [0.036 vs 0.040], 100% {0.123, 0.159} (wid=0.056 ws=0.052) (gid=0.142 gs=0.044)
        Skew group summary eGRPC initial state:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159, avg=0.147, sd=0.007], skew [0.036 vs 0.040], 100% {0.123, 0.159} (wid=0.056 ws=0.052) (gid=0.142 gs=0.044)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
            sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
            misc counts      : r=1, pp=0
            cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
            cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
            sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=240.255fF, leaf=2003.416fF, total=2243.672fF
            wire lengths     : top=0.000um, trunk=2189.544um, leaf=19111.195um, total=21300.739um
            hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.039ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.033ns max=0.070ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 21 <= 0.068ns, 14 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159], skew [0.036 vs 0.040]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159], skew [0.036 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Moving buffers
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 18, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 35, numSkippedDueToCloseToSkewTarget = 18
          CCOpt-eGRPC Downsizing: considered: 18, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 18, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
            sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
            misc counts      : r=1, pp=0
            cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
            cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
            sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=240.255fF, leaf=2003.416fF, total=2243.672fF
            wire lengths     : top=0.000um, trunk=2189.544um, leaf=19111.195um, total=21300.739um
            hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.039ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.033ns max=0.070ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 21 <= 0.068ns, 14 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159], skew [0.036 vs 0.040]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159], skew [0.036 vs 0.040]
          Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Initial Pass of Downsizing Clock Tree cells
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 71, tested: 71, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
            sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
            misc counts      : r=1, pp=0
            cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
            cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
            sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
            wire capacitance : top=0.000fF, trunk=240.255fF, leaf=2003.416fF, total=2243.672fF
            wire lengths     : top=0.000um, trunk=2189.544um, leaf=19111.195um, total=21300.739um
            hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.039ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
            Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.033ns max=0.070ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 21 <= 0.068ns, 14 <= 0.071ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159], skew [0.036 vs 0.040]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159], skew [0.036 vs 0.040]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   eGRPC Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=70, i=0, icg=0, dcg=0, l=0, total=70
          sink counts      : regular=5575, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=5575
          misc counts      : r=1, pp=0
          cell areas       : b=203.756um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=203.756um^2
          cell capacitance : b=347.282fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=347.282fF
          sink capacitance : total=4999.873fF, avg=0.897fF, sd=0.001fF, min=0.884fF, max=0.897fF
          wire capacitance : top=0.000fF, trunk=240.255fF, leaf=2003.416fF, total=2243.672fF
          wire lengths     : top=0.000um, trunk=2189.544um, leaf=19111.195um, total=21300.739um
          hp wire lengths  : top=0.000um, trunk=1761.310um, leaf=5666.005um, total=7427.315um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.071ns count=15 avg=0.013ns sd=0.009ns min=0.004ns max=0.039ns {15 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 0 <= 0.068ns, 0 <= 0.071ns}
          Leaf  : target=0.071ns count=56 avg=0.056ns sd=0.015ns min=0.033ns max=0.070ns {21 <= 0.043ns, 0 <= 0.057ns, 0 <= 0.064ns, 21 <= 0.068ns, 14 <= 0.071ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BUF_X32: 1 BUF_X16: 4 BUF_X8: 27 BUF_X4: 38 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159, avg=0.147, sd=0.007], skew [0.036 vs 0.040], 100% {0.123, 0.159} (wid=0.056 ws=0.052) (gid=0.142 gs=0.044)
        Skew group summary before routing clock trees:
          skew_group clk/nangate_constraint_mode: insertion delay [min=0.123, max=0.159, avg=0.147, sd=0.007], skew [0.036 vs 0.040], 100% {0.123, 0.159} (wid=0.056 ws=0.052) (gid=0.142 gs=0.044)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 70 clock instances.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:18:15 mem=3408.9M) ***
Total net bbox length = 5.408e+05 (2.716e+05 2.692e+05) (ext = 9.604e+04)
Move report: Detail placement moves 354 insts, mean move: 0.62 um, max move: 3.11 um 
	Max move on inst (U20747): (264.86, 144.48) --> (263.15, 143.08)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3403.3MB
Summary Report:
Instances move: 354 (out of 50657 movable)
Instances flipped: 0
Mean displacement: 0.62 um
Max displacement: 3.11 um (Instance: U20747) (264.86, 144.48) -> (263.15, 143.08)
	Length: 3 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NOR2_X1
Total net bbox length = 5.410e+05 (2.717e+05 2.693e+05) (ext = 9.604e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3403.3MB
*** Finished place_detail (0:18:17 mem=3403.3M) ***
  ClockRefiner summary
  All clock instances: Moved 27, flipped 0 and cell swapped 0 (out of a total of 5645).
  The largest move was 0.95 um for weight_reg_reg[3]49.
  Restoring place_status_cts on 70 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.7 real=0:00:01.7)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:04.1 real=0:00:04.1)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        71 (unrouted=0, trialRouted=0, noStatus=0, routed=71, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 61193 (unrouted=254, trialRouted=60939, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 71 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 71 nets for routing of which 71 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
(ccopt eGR): Start to route 71 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 177722 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 177722
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 61010 nets ( ignored 60939 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 71 clock nets ( 71 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 71
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 71 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.005920e+04um
[NR-eGR] Create a new net group with 52 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 52 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.512460e+04um
[NR-eGR] Create a new net group with 45 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 45 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.844420e+04um
[NR-eGR] Create a new net group with 45 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 45 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 6.176800e+04um
[NR-eGR] Create a new net group with 45 nets and layer range [2, 10]
[NR-eGR] Layer group 5: route 45 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.851360e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  metal1   (1H)             0  197729 
[NR-eGR]  metal2   (2V)        136691  239166 
[NR-eGR]  metal3   (3H)        240031   79133 
[NR-eGR]  metal4   (4V)        108854   12640 
[NR-eGR]  metal5   (5H)         48259   10159 
[NR-eGR]  metal6   (6V)         52484     231 
[NR-eGR]  metal7   (7H)           383     109 
[NR-eGR]  metal8   (8V)          1216       4 
[NR-eGR]  metal9   (9H)             2       0 
[NR-eGR]  metal10  (10V)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       587921  539171 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 540963um
[NR-eGR] Total length: 587921um, number of vias: 539171
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 21286um, number of vias: 16573
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   5715 
[NR-eGR]  metal2   (2V)          3629   6362 
[NR-eGR]  metal3   (3H)          9095   4234 
[NR-eGR]  metal4   (4V)          7692    253 
[NR-eGR]  metal5   (5H)           826      9 
[NR-eGR]  metal6   (6V)            44      0 
[NR-eGR]  metal7   (7H)             0      0 
[NR-eGR]  metal8   (8V)             0      0 
[NR-eGR]  metal9   (9H)             0      0 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        21286  16573 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 7591um
[NR-eGR] Total length: 21286um, number of vias: 16573
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 21286um, number of vias: 16573
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.78 sec, Real: 0.80 sec, Curr Mem: 3430.72 MB )
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.9 real=0:00:00.9)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   Early Global Route - eGR->Nr High Frequency step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 71 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Fri Aug  1 12:13:12 2025
#
#num needed restored net=0
#need_extraction net=0 (total=61264)
#WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
#NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 21286 um.
#Total half perimeter of net bounding box = 7628 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 3629 um.
#Total wire length on LAYER metal3 = 9095 um.
#Total wire length on LAYER metal4 = 7692 um.
#Total wire length on LAYER metal5 = 826 um.
#Total wire length on LAYER metal6 = 44 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16573
#Up-Via Summary (total 16573):
#           
#-----------------------
# metal1           5715
# metal2           6362
# metal3           4234
# metal4            253
# metal5              9
#-----------------------
#                 16573 
#
#Start routing data preparation on Fri Aug  1 12:13:13 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 61262 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2680.88 (MB), peak = 2908.85 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2684.94 (MB), peak = 2908.85 (MB)
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 61262 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#Largest net has 5576 pins
#  
# #pin range           #net       %
#------------------------------------
#          2           44735 ( 73.0%)
#          3            8265 ( 13.5%)
#          4            1169 (  1.9%)
#          5            1670 (  2.7%)
#          6              90 (  0.1%)
#          7             325 (  0.5%)
#          8            1244 (  2.0%)
#          9             397 (  0.6%)
#  10  -  19            2856 (  4.7%)
#  20  -  29              73 (  0.1%)
#  30  -  39              28 (  0.0%)
#  40  -  49              49 (  0.1%)
#  50  -  59              26 (  0.0%)
#  60  -  69              15 (  0.0%)
#  70  -  79               3 (  0.0%)
#  90  -  99               5 (  0.0%)
#  100 - 199              59 (  0.1%)
#     >=2000               1 (  0.0%)
#
#Total: 61264 nets, 61010 non-trivial nets
#                              #net       %
#-------------------------------------------
#  Fully global routed           71 ( 0.1%)
#  Clock                         71
#  Extra space                   71
#  Prefer layer range         61010
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       %
#---------------------------------------------------------
#            -------           metal8*      60939 ( 99.9%)
#             metal3           metal4          71 (  0.1%)
#
#71 nets selected.
#
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 20.59 (MB)
#Total memory = 2805.93 (MB)
#Peak memory = 2908.85 (MB)
#End Line Assignment: cpu:00:00:02, real:00:00:02, mem:2.7 GB, peak:2.8 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 71
#Total wire length = 20648 um.
#Total half perimeter of net bounding box = 7628 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 3279 um.
#Total wire length on LAYER metal3 = 9059 um.
#Total wire length on LAYER metal4 = 7533 um.
#Total wire length on LAYER metal5 = 733 um.
#Total wire length on LAYER metal6 = 44 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 16204
#Up-Via Summary (total 16204):
#           
#-----------------------
# metal1           5715
# metal2           6888
# metal3           3391
# metal4            205
# metal5              5
#-----------------------
#                 16204 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 51.15 (MB)
#Total memory = 2727.20 (MB)
#Peak memory = 2908.85 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 61262 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 61262 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 61262 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.250.
#Voltage range [0.000 - 1.250] has 61262 nets.
#Voltage range [0.950 - 1.250] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        6       10       16
#	metal2        0        0        0
#	metal3        0        0        0
#	metal4        0        1        1
#	Totals        6       11       17
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2711.15 (MB), peak = 2908.85 (MB)

**INFO(INTERRUPT): The interrupted design can be viewed in its current state but should not be used to continue the flow.
   1) Ignore and continue.
   2) Quit.
   3) Finish current command but interrupt TCL script.
   4) Interrupt current command and TCL script and return to prompt.
   5) Suspend current command and return to prompt.
      Use command 'resume' to continue.
  Type a number 1-5 and press ENTER:  
**INFO(INTERRUPT): Type a number 1-5 and press ENTER:  

**INFO(INTERRUPT): Type a number 1-5 and press ENTER:  
