[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Assertions/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 434
LIB: work
FILE: ${SURELOG_DIR}/tests/Assertions/dut.sv
n<> u<433> t<Top_level_rule> c<1> l<1:1> el<28:1>
  n<> u<1> t<Null_rule> p<433> s<432> l<1:1>
  n<> u<432> t<Source_text> p<433> c<230> l<1:1> el<27:14>
    n<> u<230> t<Description> p<432> c<229> s<431> l<1:1> el<13:14>
      n<> u<229> t<Module_declaration> p<230> c<12> l<1:1> el<13:14>
        n<> u<12> t<Module_ansi_header> p<229> c<2> s<36> l<1:1> el<1:23>
          n<module> u<2> t<Module_keyword> p<12> s<3> l<1:1> el<1:7>
          n<m> u<3> t<STRING_CONST> p<12> s<4> l<1:8> el<1:9>
          n<> u<4> t<Package_import_declaration_list> p<12> s<11> l<1:9> el<1:9>
          n<> u<11> t<Port_declaration_list> p<12> c<10> l<1:9> el<1:22>
            n<> u<10> t<Ansi_port_declaration> p<11> c<8> l<1:10> el<1:21>
              n<> u<8> t<Net_port_header> p<10> c<5> s<9> l<1:10> el<1:15>
                n<> u<5> t<PortDir_Inp> p<8> s<7> l<1:10> el<1:15>
                n<> u<7> t<Net_port_type> p<8> c<6> l<1:16> el<1:16>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<1:16> el<1:16>
              n<clock> u<9> t<STRING_CONST> p<10> l<1:16> el<1:21>
        n<> u<36> t<Non_port_module_item> p<229> c<35> s<50> l<2:1> el<2:19>
          n<> u<35> t<Module_or_generate_item> p<36> c<34> l<2:1> el<2:19>
            n<> u<34> t<Module_common_item> p<35> c<33> l<2:1> el<2:19>
              n<> u<33> t<Module_or_generate_item_declaration> p<34> c<32> l<2:1> el<2:19>
                n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<2:1> el<2:19>
                  n<> u<31> t<Data_declaration> p<32> c<30> l<2:1> el<2:19>
                    n<> u<30> t<Variable_declaration> p<31> c<24> l<2:1> el<2:19>
                      n<> u<24> t<Data_type> p<30> c<13> s<29> l<2:1> el<2:13>
                        n<> u<13> t<IntVec_TypeLogic> p<24> s<23> l<2:1> el<2:6>
                        n<> u<23> t<Packed_dimension> p<24> c<22> l<2:7> el<2:13>
                          n<> u<22> t<Constant_range> p<23> c<17> l<2:8> el<2:12>
                            n<> u<17> t<Constant_expression> p<22> c<16> s<21> l<2:8> el<2:10>
                              n<> u<16> t<Constant_primary> p<17> c<15> l<2:8> el<2:10>
                                n<> u<15> t<Primary_literal> p<16> c<14> l<2:8> el<2:10>
                                  n<15> u<14> t<INT_CONST> p<15> l<2:8> el<2:10>
                            n<> u<21> t<Constant_expression> p<22> c<20> l<2:11> el<2:12>
                              n<> u<20> t<Constant_primary> p<21> c<19> l<2:11> el<2:12>
                                n<> u<19> t<Primary_literal> p<20> c<18> l<2:11> el<2:12>
                                  n<0> u<18> t<INT_CONST> p<19> l<2:11> el<2:12>
                      n<> u<29> t<Variable_decl_assignment_list> p<30> c<26> l<2:14> el<2:18>
                        n<> u<26> t<Variable_decl_assignment> p<29> c<25> s<28> l<2:14> el<2:15>
                          n<a> u<25> t<STRING_CONST> p<26> l<2:14> el<2:15>
                        n<> u<28> t<Variable_decl_assignment> p<29> c<27> l<2:17> el<2:18>
                          n<b> u<27> t<STRING_CONST> p<28> l<2:17> el<2:18>
        n<> u<50> t<Non_port_module_item> p<229> c<49> s<70> l<3:1> el<3:12>
          n<> u<49> t<Module_or_generate_item> p<50> c<48> l<3:1> el<3:12>
            n<> u<48> t<Module_common_item> p<49> c<47> l<3:1> el<3:12>
              n<> u<47> t<Module_or_generate_item_declaration> p<48> c<46> l<3:1> el<3:12>
                n<> u<46> t<Package_or_generate_item_declaration> p<47> c<45> l<3:1> el<3:12>
                  n<> u<45> t<Data_declaration> p<46> c<44> l<3:1> el<3:12>
                    n<> u<44> t<Variable_declaration> p<45> c<38> l<3:1> el<3:12>
                      n<> u<38> t<Data_type> p<44> c<37> s<43> l<3:1> el<3:6>
                        n<> u<37> t<IntVec_TypeLogic> p<38> l<3:1> el<3:6>
                      n<> u<43> t<Variable_decl_assignment_list> p<44> c<40> l<3:7> el<3:11>
                        n<> u<40> t<Variable_decl_assignment> p<43> c<39> s<42> l<3:7> el<3:8>
                          n<c> u<39> t<STRING_CONST> p<40> l<3:7> el<3:8>
                        n<> u<42> t<Variable_decl_assignment> p<43> c<41> l<3:10> el<3:11>
                          n<d> u<41> t<STRING_CONST> p<42> l<3:10> el<3:11>
        n<> u<70> t<Non_port_module_item> p<229> c<69> s<109> l<4:1> el<4:25>
          n<> u<69> t<Module_or_generate_item> p<70> c<68> l<4:1> el<4:25>
            n<> u<68> t<Module_common_item> p<69> c<67> l<4:1> el<4:25>
              n<> u<67> t<Module_or_generate_item_declaration> p<68> c<66> l<4:1> el<4:25>
                n<> u<66> t<Package_or_generate_item_declaration> p<67> c<65> l<4:1> el<4:25>
                  n<> u<65> t<Data_declaration> p<66> c<64> l<4:1> el<4:25>
                    n<> u<64> t<Type_declaration> p<65> c<62> l<4:1> el<4:25>
                      n<> u<62> t<Data_type> p<64> c<51> s<63> l<4:9> el<4:19>
                        n<> u<51> t<IntVec_TypeBit> p<62> s<61> l<4:9> el<4:12>
                        n<> u<61> t<Packed_dimension> p<62> c<60> l<4:13> el<4:19>
                          n<> u<60> t<Constant_range> p<61> c<55> l<4:14> el<4:18>
                            n<> u<55> t<Constant_expression> p<60> c<54> s<59> l<4:14> el<4:16>
                              n<> u<54> t<Constant_primary> p<55> c<53> l<4:14> el<4:16>
                                n<> u<53> t<Primary_literal> p<54> c<52> l<4:14> el<4:16>
                                  n<15> u<52> t<INT_CONST> p<53> l<4:14> el<4:16>
                            n<> u<59> t<Constant_expression> p<60> c<58> l<4:17> el<4:18>
                              n<> u<58> t<Constant_primary> p<59> c<57> l<4:17> el<4:18>
                                n<> u<57> t<Primary_literal> p<58> c<56> l<4:17> el<4:18>
                                  n<0> u<56> t<INT_CONST> p<57> l<4:17> el<4:18>
                      n<bits> u<63> t<STRING_CONST> p<64> l<4:20> el<4:24>
        n<> u<109> t<Non_port_module_item> p<229> c<108> s<191> l<7:1> el<8:35>
          n<> u<108> t<Module_or_generate_item> p<109> c<107> l<7:1> el<8:35>
            n<> u<107> t<Module_common_item> p<108> c<106> l<7:1> el<8:35>
              n<> u<106> t<Always_construct> p<107> c<71> l<7:1> el<8:35>
                n<> u<71> t<ALWAYS_COMB> p<106> s<105> l<7:1> el<7:12>
                n<> u<105> t<Statement> p<106> c<72> l<8:1> el<8:35>
                  n<a1> u<72> t<STRING_CONST> p<105> s<104> l<8:1> el<8:3>
                  n<> u<104> t<Statement_item> p<105> c<103> l<8:4> el<8:35>
                    n<> u<103> t<Procedural_assertion_statement> p<104> c<102> l<8:4> el<8:35>
                      n<> u<102> t<Immediate_assertion_statement> p<103> c<101> l<8:4> el<8:35>
                        n<> u<101> t<Simple_immediate_assertion_statement> p<102> c<100> l<8:4> el<8:35>
                          n<> u<100> t<Simple_immediate_assert_statement> p<101> c<97> l<8:4> el<8:35>
                            n<> u<97> t<Expression> p<100> c<96> s<99> l<8:11> el<8:33>
                              n<> u<96> t<Expression> p<97> c<83> l<8:12> el<8:32>
                                n<> u<83> t<Expression> p<96> c<82> s<95> l<8:12> el<8:20>
                                  n<> u<82> t<Primary> p<83> c<81> l<8:12> el<8:20>
                                    n<> u<81> t<Cast> p<82> c<76> l<8:12> el<8:20>
                                      n<> u<76> t<Casting_type> p<81> c<75> s<80> l<8:12> el<8:16>
                                        n<bits> u<75> t<Simple_type> p<76> c<74> l<8:12> el<8:16>
                                          n<> u<74> t<Ps_type_identifier> p<75> c<73> l<8:12> el<8:16>
                                            n<bits> u<73> t<STRING_CONST> p<74> l<8:12> el<8:16>
                                      n<> u<80> t<Expression> p<81> c<79> l<8:18> el<8:19>
                                        n<> u<79> t<Primary> p<80> c<78> l<8:18> el<8:19>
                                          n<> u<78> t<Primary_literal> p<79> c<77> l<8:18> el<8:19>
                                            n<a> u<77> t<STRING_CONST> p<78> l<8:18> el<8:19>
                                n<> u<95> t<BinOp_Equiv> p<96> s<94> l<8:21> el<8:23>
                                n<> u<94> t<Expression> p<96> c<93> l<8:24> el<8:32>
                                  n<> u<93> t<Primary> p<94> c<92> l<8:24> el<8:32>
                                    n<> u<92> t<Cast> p<93> c<87> l<8:24> el<8:32>
                                      n<> u<87> t<Casting_type> p<92> c<86> s<91> l<8:24> el<8:28>
                                        n<bits> u<86> t<Simple_type> p<87> c<85> l<8:24> el<8:28>
                                          n<> u<85> t<Ps_type_identifier> p<86> c<84> l<8:24> el<8:28>
                                            n<bits> u<84> t<STRING_CONST> p<85> l<8:24> el<8:28>
                                      n<> u<91> t<Expression> p<92> c<90> l<8:30> el<8:31>
                                        n<> u<90> t<Primary> p<91> c<89> l<8:30> el<8:31>
                                          n<> u<89> t<Primary_literal> p<90> c<88> l<8:30> el<8:31>
                                            n<b> u<88> t<STRING_CONST> p<89> l<8:30> el<8:31>
                            n<> u<99> t<Action_block> p<100> c<98> l<8:34> el<8:35>
                              n<> u<98> t<Statement_or_null> p<99> l<8:34> el<8:35>
        n<> u<191> t<Non_port_module_item> p<229> c<190> s<226> l<9:1> el<11:12>
          n<> u<190> t<Module_or_generate_item> p<191> c<189> l<9:1> el<11:12>
            n<> u<189> t<Module_common_item> p<190> c<188> l<9:1> el<11:12>
              n<> u<188> t<Module_or_generate_item_declaration> p<189> c<187> l<9:1> el<11:12>
                n<> u<187> t<Package_or_generate_item_declaration> p<188> c<186> l<9:1> el<11:12>
                  n<> u<186> t<Assertion_item_declaration> p<187> c<185> l<9:1> el<11:12>
                    n<> u<185> t<Property_declaration> p<186> c<110> l<9:1> el<11:12>
                      n<toggles> u<110> t<STRING_CONST> p<185> s<123> l<9:10> el<9:17>
                      n<> u<123> t<Property_port_list> p<185> c<117> s<183> l<9:18> el<9:26>
                        n<> u<117> t<Property_port_item> p<123> c<115> s<122> l<9:18> el<9:23>
                          n<> u<115> t<Property_formal_type> p<117> c<114> s<116> l<9:18> el<9:21>
                            n<> u<114> t<SeqFormatType_Data> p<115> c<113> l<9:18> el<9:21>
                              n<> u<113> t<Data_type_or_implicit> p<114> c<112> l<9:18> el<9:21>
                                n<> u<112> t<Data_type> p<113> c<111> l<9:18> el<9:21>
                                  n<> u<111> t<IntVec_TypeBit> p<112> l<9:18> el<9:21>
                          n<x> u<116> t<STRING_CONST> p<117> l<9:22> el<9:23>
                        n<> u<122> t<Property_port_item> p<123> c<120> l<9:25> el<9:26>
                          n<> u<120> t<Property_formal_type> p<122> c<119> s<121> l<9:25> el<9:25>
                            n<> u<119> t<SeqFormatType_Data> p<120> c<118> l<9:25> el<9:25>
                              n<> u<118> t<Data_type_or_implicit> p<119> l<9:25> el<9:25>
                          n<y> u<121> t<STRING_CONST> p<122> l<9:25> el<9:26>
                      n<> u<183> t<Property_spec> p<185> c<182> s<184> l<10:1> el<10:58>
                        n<> u<182> t<Property_expr> p<183> c<150> l<10:1> el<10:58>
                          n<> u<150> t<Sequence_expr> p<182> c<149> s<181> l<10:1> el<10:26>
                            n<> u<149> t<Expression_or_dist> p<150> c<148> l<10:1> el<10:26>
                              n<> u<148> t<Expression> p<149> c<147> l<10:1> el<10:26>
                                n<> u<147> t<Expression> p<148> c<134> l<10:2> el<10:25>
                                  n<> u<134> t<Expression> p<147> c<133> s<146> l<10:2> el<10:11>
                                    n<> u<133> t<Primary> p<134> c<132> l<10:2> el<10:11>
                                      n<> u<132> t<Cast> p<133> c<127> l<10:2> el<10:11>
                                        n<> u<127> t<Casting_type> p<132> c<126> s<131> l<10:2> el<10:7>
                                          n<logic> u<126> t<Simple_type> p<127> c<125> l<10:2> el<10:7>
                                            n<> u<125> t<Integer_type> p<126> c<124> l<10:2> el<10:7>
                                              n<> u<124> t<IntVec_TypeLogic> p<125> l<10:2> el<10:7>
                                        n<> u<131> t<Expression> p<132> c<130> l<10:9> el<10:10>
                                          n<> u<130> t<Primary> p<131> c<129> l<10:9> el<10:10>
                                            n<> u<129> t<Primary_literal> p<130> c<128> l<10:9> el<10:10>
                                              n<x> u<128> t<STRING_CONST> p<129> l<10:9> el<10:10>
                                  n<> u<146> t<BinOp_FourStateLogicEqual> p<147> s<145> l<10:12> el<10:15>
                                  n<> u<145> t<Expression> p<147> c<144> l<10:16> el<10:25>
                                    n<> u<144> t<Primary> p<145> c<143> l<10:16> el<10:25>
                                      n<> u<143> t<Cast> p<144> c<138> l<10:16> el<10:25>
                                        n<> u<138> t<Casting_type> p<143> c<137> s<142> l<10:16> el<10:21>
                                          n<logic> u<137> t<Simple_type> p<138> c<136> l<10:16> el<10:21>
                                            n<> u<136> t<Integer_type> p<137> c<135> l<10:16> el<10:21>
                                              n<> u<135> t<IntVec_TypeLogic> p<136> l<10:16> el<10:21>
                                        n<> u<142> t<Expression> p<143> c<141> l<10:23> el<10:24>
                                          n<> u<141> t<Primary> p<142> c<140> l<10:23> el<10:24>
                                            n<> u<140> t<Primary_literal> p<141> c<139> l<10:23> el<10:24>
                                              n<y> u<139> t<STRING_CONST> p<140> l<10:23> el<10:24>
                          n<> u<181> t<NON_OVERLAP_IMPLY> p<182> s<180> l<10:27> el<10:30>
                          n<> u<180> t<Property_expr> p<182> c<179> l<10:31> el<10:58>
                            n<> u<179> t<Sequence_expr> p<180> c<178> l<10:31> el<10:58>
                              n<> u<178> t<Expression_or_dist> p<179> c<177> l<10:31> el<10:58>
                                n<> u<177> t<Expression> p<178> c<176> l<10:31> el<10:58>
                                  n<> u<176> t<Unary_Not> p<177> s<175> l<10:31> el<10:32>
                                  n<> u<175> t<Expression> p<177> c<174> l<10:33> el<10:58>
                                    n<> u<174> t<Expression> p<175> c<161> l<10:34> el<10:57>
                                      n<> u<161> t<Expression> p<174> c<160> s<173> l<10:34> el<10:43>
                                        n<> u<160> t<Primary> p<161> c<159> l<10:34> el<10:43>
                                          n<> u<159> t<Cast> p<160> c<154> l<10:34> el<10:43>
                                            n<> u<154> t<Casting_type> p<159> c<153> s<158> l<10:34> el<10:39>
                                              n<logic> u<153> t<Simple_type> p<154> c<152> l<10:34> el<10:39>
                                                n<> u<152> t<Integer_type> p<153> c<151> l<10:34> el<10:39>
                                                  n<> u<151> t<IntVec_TypeLogic> p<152> l<10:34> el<10:39>
                                            n<> u<158> t<Expression> p<159> c<157> l<10:41> el<10:42>
                                              n<> u<157> t<Primary> p<158> c<156> l<10:41> el<10:42>
                                                n<> u<156> t<Primary_literal> p<157> c<155> l<10:41> el<10:42>
                                                  n<x> u<155> t<STRING_CONST> p<156> l<10:41> el<10:42>
                                      n<> u<173> t<BinOp_FourStateLogicEqual> p<174> s<172> l<10:44> el<10:47>
                                      n<> u<172> t<Expression> p<174> c<171> l<10:48> el<10:57>
                                        n<> u<171> t<Primary> p<172> c<170> l<10:48> el<10:57>
                                          n<> u<170> t<Cast> p<171> c<165> l<10:48> el<10:57>
                                            n<> u<165> t<Casting_type> p<170> c<164> s<169> l<10:48> el<10:53>
                                              n<logic> u<164> t<Simple_type> p<165> c<163> l<10:48> el<10:53>
                                                n<> u<163> t<Integer_type> p<164> c<162> l<10:48> el<10:53>
                                                  n<> u<162> t<IntVec_TypeLogic> p<163> l<10:48> el<10:53>
                                            n<> u<169> t<Expression> p<170> c<168> l<10:55> el<10:56>
                                              n<> u<168> t<Primary> p<169> c<167> l<10:55> el<10:56>
                                                n<> u<167> t<Primary_literal> p<168> c<166> l<10:55> el<10:56>
                                                  n<y> u<166> t<STRING_CONST> p<167> l<10:55> el<10:56>
                      n<> u<184> t<ENDPROPERTY> p<185> l<11:1> el<11:12>
        n<> u<226> t<Non_port_module_item> p<229> c<225> s<228> l<12:1> el<12:54>
          n<> u<225> t<Module_or_generate_item> p<226> c<224> l<12:1> el<12:54>
            n<> u<224> t<Module_common_item> p<225> c<223> l<12:1> el<12:54>
              n<> u<223> t<Assertion_item> p<224> c<222> l<12:1> el<12:54>
                n<> u<222> t<Concurrent_assertion_item> p<223> c<192> l<12:1> el<12:54>
                  n<a2> u<192> t<STRING_CONST> p<222> s<221> l<12:1> el<12:3>
                  n<> u<221> t<Concurrent_assertion_statement> p<222> c<220> l<12:5> el<12:54>
                    n<> u<220> t<Assert_property_statement> p<221> c<217> l<12:5> el<12:54>
                      n<> u<217> t<Property_spec> p<220> c<199> s<219> l<12:22> el<12:52>
                        n<> u<199> t<Clocking_event> p<217> c<198> s<216> l<12:22> el<12:38>
                          n<> u<198> t<Event_expression> p<199> c<193> l<12:24> el<12:37>
                            n<> u<193> t<Edge_Posedge> p<198> s<197> l<12:24> el<12:31>
                            n<> u<197> t<Expression> p<198> c<196> l<12:32> el<12:37>
                              n<> u<196> t<Primary> p<197> c<195> l<12:32> el<12:37>
                                n<> u<195> t<Primary_literal> p<196> c<194> l<12:32> el<12:37>
                                  n<clock> u<194> t<STRING_CONST> p<195> l<12:32> el<12:37>
                        n<> u<216> t<Property_expr> p<217> c<215> l<12:39> el<12:52>
                          n<> u<215> t<Sequence_expr> p<216> c<214> l<12:39> el<12:52>
                            n<> u<214> t<Expression_or_dist> p<215> c<213> l<12:39> el<12:52>
                              n<> u<213> t<Expression> p<214> c<212> l<12:39> el<12:52>
                                n<> u<212> t<Primary> p<213> c<211> l<12:39> el<12:52>
                                  n<> u<211> t<Complex_func_call> p<212> c<200> l<12:39> el<12:52>
                                    n<toggles> u<200> t<STRING_CONST> p<211> s<210> l<12:39> el<12:46>
                                    n<> u<210> t<Argument_list> p<211> c<204> l<12:47> el<12:51>
                                      n<> u<204> t<Expression> p<210> c<203> s<209> l<12:47> el<12:48>
                                        n<> u<203> t<Primary> p<204> c<202> l<12:47> el<12:48>
                                          n<> u<202> t<Primary_literal> p<203> c<201> l<12:47> el<12:48>
                                            n<c> u<201> t<STRING_CONST> p<202> l<12:47> el<12:48>
                                      n<> u<209> t<Argument> p<210> c<208> l<12:50> el<12:51>
                                        n<> u<208> t<Expression> p<209> c<207> l<12:50> el<12:51>
                                          n<> u<207> t<Primary> p<208> c<206> l<12:50> el<12:51>
                                            n<> u<206> t<Primary_literal> p<207> c<205> l<12:50> el<12:51>
                                              n<d> u<205> t<STRING_CONST> p<206> l<12:50> el<12:51>
                      n<> u<219> t<Action_block> p<220> c<218> l<12:53> el<12:54>
                        n<> u<218> t<Statement_or_null> p<219> l<12:53> el<12:54>
        n<> u<228> t<ENDMODULE> p<229> s<227> l<13:1> el<13:10>
        n<m> u<227> t<STRING_CONST> p<229> l<13:13> el<13:14>
    n<> u<431> t<Description> p<432> c<430> l<16:1> el<27:14>
      n<> u<430> t<Module_declaration> p<431> c<241> l<16:1> el<27:14>
        n<> u<241> t<Module_ansi_header> p<430> c<231> s<253> l<16:1> el<16:23>
          n<module> u<231> t<Module_keyword> p<241> s<232> l<16:1> el<16:7>
          n<m> u<232> t<STRING_CONST> p<241> s<233> l<16:8> el<16:9>
          n<> u<233> t<Package_import_declaration_list> p<241> s<240> l<16:9> el<16:9>
          n<> u<240> t<Port_declaration_list> p<241> c<239> l<16:9> el<16:22>
            n<> u<239> t<Ansi_port_declaration> p<240> c<237> l<16:10> el<16:21>
              n<> u<237> t<Net_port_header> p<239> c<234> s<238> l<16:10> el<16:15>
                n<> u<234> t<PortDir_Inp> p<237> s<236> l<16:10> el<16:15>
                n<> u<236> t<Net_port_type> p<237> c<235> l<16:16> el<16:16>
                  n<> u<235> t<Data_type_or_implicit> p<236> l<16:16> el<16:16>
              n<clock> u<238> t<STRING_CONST> p<239> l<16:16> el<16:21>
        n<> u<253> t<Non_port_module_item> p<430> c<252> s<276> l<17:1> el<17:9>
          n<> u<252> t<Module_or_generate_item> p<253> c<251> l<17:1> el<17:9>
            n<> u<251> t<Module_common_item> p<252> c<250> l<17:1> el<17:9>
              n<> u<250> t<Module_or_generate_item_declaration> p<251> c<249> l<17:1> el<17:9>
                n<> u<249> t<Package_or_generate_item_declaration> p<250> c<248> l<17:1> el<17:9>
                  n<> u<248> t<Data_declaration> p<249> c<247> l<17:1> el<17:9>
                    n<> u<247> t<Variable_declaration> p<248> c<243> l<17:1> el<17:9>
                      n<> u<243> t<Data_type> p<247> c<242> s<246> l<17:1> el<17:6>
                        n<> u<242> t<IntVec_TypeLogic> p<243> l<17:1> el<17:6>
                      n<> u<246> t<Variable_decl_assignment_list> p<247> c<245> l<17:7> el<17:8>
                        n<> u<245> t<Variable_decl_assignment> p<246> c<244> l<17:7> el<17:8>
                          n<a> u<244> t<STRING_CONST> p<245> l<17:7> el<17:8>
        n<> u<276> t<Non_port_module_item> p<430> c<275> s<308> l<18:1> el<18:22>
          n<> u<275> t<Module_or_generate_item> p<276> c<274> l<18:1> el<18:22>
            n<> u<274> t<Module_common_item> p<275> c<273> l<18:1> el<18:22>
              n<> u<273> t<Module_or_generate_item_declaration> p<274> c<272> l<18:1> el<18:22>
                n<> u<272> t<Package_or_generate_item_declaration> p<273> c<271> l<18:1> el<18:22>
                  n<> u<271> t<Assertion_item_declaration> p<272> c<270> l<18:1> el<18:22>
                    n<> u<270> t<Let_declaration> p<271> c<254> l<18:1> el<18:22>
                      n<p1> u<254> t<STRING_CONST> p<270> s<259> l<18:5> el<18:7>
                      n<> u<259> t<Let_port_list> p<270> c<258> s<269> l<18:8> el<18:9>
                        n<> u<258> t<Let_port_item> p<259> c<256> l<18:8> el<18:9>
                          n<> u<256> t<Let_formal_type> p<258> c<255> s<257> l<18:8> el<18:8>
                            n<> u<255> t<Data_type_or_implicit> p<256> l<18:8> el<18:8>
                          n<x> u<257> t<STRING_CONST> p<258> l<18:8> el<18:9>
                      n<> u<269> t<Expression> p<270> c<268> l<18:13> el<18:21>
                        n<> u<268> t<Primary> p<269> c<267> l<18:13> el<18:21>
                          n<> u<267> t<Complex_func_call> p<268> c<260> l<18:13> el<18:21>
                            n<> u<260> t<Dollar_keyword> p<267> s<261> l<18:13> el<18:14>
                            n<past> u<261> t<STRING_CONST> p<267> s<266> l<18:14> el<18:18>
                            n<> u<266> t<Argument_list> p<267> c<265> l<18:19> el<18:20>
                              n<> u<265> t<Expression> p<266> c<264> l<18:19> el<18:20>
                                n<> u<264> t<Primary> p<265> c<263> l<18:19> el<18:20>
                                  n<> u<263> t<Primary_literal> p<264> c<262> l<18:19> el<18:20>
                                    n<x> u<262> t<STRING_CONST> p<263> l<18:19> el<18:20>
        n<> u<308> t<Non_port_module_item> p<430> c<307> s<331> l<19:1> el<19:41>
          n<> u<307> t<Module_or_generate_item> p<308> c<306> l<19:1> el<19:41>
            n<> u<306> t<Module_common_item> p<307> c<305> l<19:1> el<19:41>
              n<> u<305> t<Module_or_generate_item_declaration> p<306> c<304> l<19:1> el<19:41>
                n<> u<304> t<Package_or_generate_item_declaration> p<305> c<303> l<19:1> el<19:41>
                  n<> u<303> t<Assertion_item_declaration> p<304> c<302> l<19:1> el<19:41>
                    n<> u<302> t<Let_declaration> p<303> c<277> l<19:1> el<19:41>
                      n<p2> u<277> t<STRING_CONST> p<302> s<282> l<19:5> el<19:7>
                      n<> u<282> t<Let_port_list> p<302> c<281> s<301> l<19:8> el<19:9>
                        n<> u<281> t<Let_port_item> p<282> c<279> l<19:8> el<19:9>
                          n<> u<279> t<Let_formal_type> p<281> c<278> s<280> l<19:8> el<19:8>
                            n<> u<278> t<Data_type_or_implicit> p<279> l<19:8> el<19:8>
                          n<x> u<280> t<STRING_CONST> p<281> l<19:8> el<19:9>
                      n<> u<301> t<Expression> p<302> c<300> l<19:13> el<19:40>
                        n<> u<300> t<Primary> p<301> c<299> l<19:13> el<19:40>
                          n<> u<299> t<System_task> p<300> c<284> l<19:13> el<19:40>
                            n<> u<284> t<System_task_names> p<299> c<283> s<291> l<19:13> el<19:18>
                              n<$past> u<283> t<STRING_CONST> p<284> l<19:14> el<19:18>
                            n<> u<291> t<Argument_list> p<299> c<288> s<298> l<19:19> el<19:22>
                              n<> u<288> t<Expression> p<291> c<287> s<289> l<19:19> el<19:20>
                                n<> u<287> t<Primary> p<288> c<286> l<19:19> el<19:20>
                                  n<> u<286> t<Primary_literal> p<287> c<285> l<19:19> el<19:20>
                                    n<x> u<285> t<STRING_CONST> p<286> l<19:19> el<19:20>
                              n<> u<289> t<Argument> p<291> s<290> l<19:21> el<19:21>
                              n<> u<290> t<Argument> p<291> l<19:22> el<19:22>
                            n<> u<298> t<Clocking_event> p<299> c<297> l<19:23> el<19:39>
                              n<> u<297> t<Event_expression> p<298> c<292> l<19:25> el<19:38>
                                n<> u<292> t<Edge_Posedge> p<297> s<296> l<19:25> el<19:32>
                                n<> u<296> t<Expression> p<297> c<295> l<19:33> el<19:38>
                                  n<> u<295> t<Primary> p<296> c<294> l<19:33> el<19:38>
                                    n<> u<294> t<Primary_literal> p<295> c<293> l<19:33> el<19:38>
                                      n<clock> u<293> t<STRING_CONST> p<294> l<19:33> el<19:38>
        n<> u<331> t<Non_port_module_item> p<430> c<330> s<397> l<20:1> el<20:24>
          n<> u<330> t<Module_or_generate_item> p<331> c<329> l<20:1> el<20:24>
            n<> u<329> t<Module_common_item> p<330> c<328> l<20:1> el<20:24>
              n<> u<328> t<Module_or_generate_item_declaration> p<329> c<327> l<20:1> el<20:24>
                n<> u<327> t<Package_or_generate_item_declaration> p<328> c<326> l<20:1> el<20:24>
                  n<> u<326> t<Assertion_item_declaration> p<327> c<325> l<20:1> el<20:24>
                    n<> u<325> t<Let_declaration> p<326> c<309> l<20:1> el<20:24>
                      n<s> u<309> t<STRING_CONST> p<325> s<314> l<20:5> el<20:6>
                      n<> u<314> t<Let_port_list> p<325> c<313> s<324> l<20:7> el<20:8>
                        n<> u<313> t<Let_port_item> p<314> c<311> l<20:7> el<20:8>
                          n<> u<311> t<Let_formal_type> p<313> c<310> s<312> l<20:7> el<20:7>
                            n<> u<310> t<Data_type_or_implicit> p<311> l<20:7> el<20:7>
                          n<x> u<312> t<STRING_CONST> p<313> l<20:7> el<20:8>
                      n<> u<324> t<Expression> p<325> c<323> l<20:12> el<20:23>
                        n<> u<323> t<Primary> p<324> c<322> l<20:12> el<20:23>
                          n<> u<322> t<Complex_func_call> p<323> c<315> l<20:12> el<20:23>
                            n<> u<315> t<Dollar_keyword> p<322> s<316> l<20:12> el<20:13>
                            n<sampled> u<316> t<STRING_CONST> p<322> s<321> l<20:13> el<20:20>
                            n<> u<321> t<Argument_list> p<322> c<320> l<20:21> el<20:22>
                              n<> u<320> t<Expression> p<321> c<319> l<20:21> el<20:22>
                                n<> u<319> t<Primary> p<320> c<318> l<20:21> el<20:22>
                                  n<> u<318> t<Primary_literal> p<319> c<317> l<20:21> el<20:22>
                                    n<x> u<317> t<STRING_CONST> p<318> l<20:21> el<20:22>
        n<> u<397> t<Non_port_module_item> p<430> c<396> s<427> l<21:1> el<25:4>
          n<> u<396> t<Module_or_generate_item> p<397> c<395> l<21:1> el<25:4>
            n<> u<395> t<Module_common_item> p<396> c<394> l<21:1> el<25:4>
              n<> u<394> t<Always_construct> p<395> c<332> l<21:1> el<25:4>
                n<> u<332> t<ALWAYS_COMB> p<394> s<393> l<21:1> el<21:12>
                n<> u<393> t<Statement> p<394> c<392> l<21:13> el<25:4>
                  n<> u<392> t<Statement_item> p<393> c<391> l<21:13> el<25:4>
                    n<> u<391> t<Seq_block> p<392> c<351> l<21:13> el<25:4>
                      n<> u<351> t<Statement_or_null> p<391> c<350> s<370> l<22:1> el<22:19>
                        n<> u<350> t<Statement> p<351> c<333> l<22:1> el<22:19>
                          n<a1> u<333> t<STRING_CONST> p<350> s<349> l<22:1> el<22:3>
                          n<> u<349> t<Statement_item> p<350> c<348> l<22:5> el<22:19>
                            n<> u<348> t<Procedural_assertion_statement> p<349> c<347> l<22:5> el<22:19>
                              n<> u<347> t<Immediate_assertion_statement> p<348> c<346> l<22:5> el<22:19>
                                n<> u<346> t<Simple_immediate_assertion_statement> p<347> c<345> l<22:5> el<22:19>
                                  n<> u<345> t<Simple_immediate_assert_statement> p<346> c<342> l<22:5> el<22:19>
                                    n<> u<342> t<Expression> p<345> c<341> s<344> l<22:12> el<22:17>
                                      n<> u<341> t<Primary> p<342> c<340> l<22:12> el<22:17>
                                        n<> u<340> t<Complex_func_call> p<341> c<334> l<22:12> el<22:17>
                                          n<p1> u<334> t<STRING_CONST> p<340> s<339> l<22:12> el<22:14>
                                          n<> u<339> t<Argument_list> p<340> c<338> l<22:15> el<22:16>
                                            n<> u<338> t<Expression> p<339> c<337> l<22:15> el<22:16>
                                              n<> u<337> t<Primary> p<338> c<336> l<22:15> el<22:16>
                                                n<> u<336> t<Primary_literal> p<337> c<335> l<22:15> el<22:16>
                                                  n<a> u<335> t<STRING_CONST> p<336> l<22:15> el<22:16>
                                    n<> u<344> t<Action_block> p<345> c<343> l<22:18> el<22:19>
                                      n<> u<343> t<Statement_or_null> p<344> l<22:18> el<22:19>
                      n<> u<370> t<Statement_or_null> p<391> c<369> s<389> l<23:1> el<23:19>
                        n<> u<369> t<Statement> p<370> c<352> l<23:1> el<23:19>
                          n<a2> u<352> t<STRING_CONST> p<369> s<368> l<23:1> el<23:3>
                          n<> u<368> t<Statement_item> p<369> c<367> l<23:5> el<23:19>
                            n<> u<367> t<Procedural_assertion_statement> p<368> c<366> l<23:5> el<23:19>
                              n<> u<366> t<Immediate_assertion_statement> p<367> c<365> l<23:5> el<23:19>
                                n<> u<365> t<Simple_immediate_assertion_statement> p<366> c<364> l<23:5> el<23:19>
                                  n<> u<364> t<Simple_immediate_assert_statement> p<365> c<361> l<23:5> el<23:19>
                                    n<> u<361> t<Expression> p<364> c<360> s<363> l<23:12> el<23:17>
                                      n<> u<360> t<Primary> p<361> c<359> l<23:12> el<23:17>
                                        n<> u<359> t<Complex_func_call> p<360> c<353> l<23:12> el<23:17>
                                          n<p2> u<353> t<STRING_CONST> p<359> s<358> l<23:12> el<23:14>
                                          n<> u<358> t<Argument_list> p<359> c<357> l<23:15> el<23:16>
                                            n<> u<357> t<Expression> p<358> c<356> l<23:15> el<23:16>
                                              n<> u<356> t<Primary> p<357> c<355> l<23:15> el<23:16>
                                                n<> u<355> t<Primary_literal> p<356> c<354> l<23:15> el<23:16>
                                                  n<a> u<354> t<STRING_CONST> p<355> l<23:15> el<23:16>
                                    n<> u<363> t<Action_block> p<364> c<362> l<23:18> el<23:19>
                                      n<> u<362> t<Statement_or_null> p<363> l<23:18> el<23:19>
                      n<> u<389> t<Statement_or_null> p<391> c<388> s<390> l<24:1> el<24:18>
                        n<> u<388> t<Statement> p<389> c<371> l<24:1> el<24:18>
                          n<a3> u<371> t<STRING_CONST> p<388> s<387> l<24:1> el<24:3>
                          n<> u<387> t<Statement_item> p<388> c<386> l<24:5> el<24:18>
                            n<> u<386> t<Procedural_assertion_statement> p<387> c<385> l<24:5> el<24:18>
                              n<> u<385> t<Immediate_assertion_statement> p<386> c<384> l<24:5> el<24:18>
                                n<> u<384> t<Simple_immediate_assertion_statement> p<385> c<383> l<24:5> el<24:18>
                                  n<> u<383> t<Simple_immediate_assert_statement> p<384> c<380> l<24:5> el<24:18>
                                    n<> u<380> t<Expression> p<383> c<379> s<382> l<24:12> el<24:16>
                                      n<> u<379> t<Primary> p<380> c<378> l<24:12> el<24:16>
                                        n<> u<378> t<Complex_func_call> p<379> c<372> l<24:12> el<24:16>
                                          n<s> u<372> t<STRING_CONST> p<378> s<377> l<24:12> el<24:13>
                                          n<> u<377> t<Argument_list> p<378> c<376> l<24:14> el<24:15>
                                            n<> u<376> t<Expression> p<377> c<375> l<24:14> el<24:15>
                                              n<> u<375> t<Primary> p<376> c<374> l<24:14> el<24:15>
                                                n<> u<374> t<Primary_literal> p<375> c<373> l<24:14> el<24:15>
                                                  n<a> u<373> t<STRING_CONST> p<374> l<24:14> el<24:15>
                                    n<> u<382> t<Action_block> p<383> c<381> l<24:17> el<24:18>
                                      n<> u<381> t<Statement_or_null> p<382> l<24:17> el<24:18>
                      n<> u<390> t<END> p<391> l<25:1> el<25:4>
        n<> u<427> t<Non_port_module_item> p<430> c<426> s<429> l<26:1> el<26:45>
          n<> u<426> t<Module_or_generate_item> p<427> c<425> l<26:1> el<26:45>
            n<> u<425> t<Module_common_item> p<426> c<424> l<26:1> el<26:45>
              n<> u<424> t<Assertion_item> p<425> c<423> l<26:1> el<26:45>
                n<> u<423> t<Concurrent_assertion_item> p<424> c<398> l<26:1> el<26:45>
                  n<a4> u<398> t<STRING_CONST> p<423> s<422> l<26:1> el<26:3>
                  n<> u<422> t<Concurrent_assertion_statement> p<423> c<421> l<26:5> el<26:45>
                    n<> u<421> t<Assert_property_statement> p<422> c<418> l<26:5> el<26:45>
                      n<> u<418> t<Property_spec> p<421> c<405> s<420> l<26:21> el<26:43>
                        n<> u<405> t<Clocking_event> p<418> c<404> s<417> l<26:21> el<26:37>
                          n<> u<404> t<Event_expression> p<405> c<399> l<26:23> el<26:36>
                            n<> u<399> t<Edge_Posedge> p<404> s<403> l<26:23> el<26:30>
                            n<> u<403> t<Expression> p<404> c<402> l<26:31> el<26:36>
                              n<> u<402> t<Primary> p<403> c<401> l<26:31> el<26:36>
                                n<> u<401> t<Primary_literal> p<402> c<400> l<26:31> el<26:36>
                                  n<clock> u<400> t<STRING_CONST> p<401> l<26:31> el<26:36>
                        n<> u<417> t<Property_expr> p<418> c<416> l<26:38> el<26:43>
                          n<> u<416> t<Sequence_expr> p<417> c<415> l<26:38> el<26:43>
                            n<> u<415> t<Expression_or_dist> p<416> c<414> l<26:38> el<26:43>
                              n<> u<414> t<Expression> p<415> c<413> l<26:38> el<26:43>
                                n<> u<413> t<Primary> p<414> c<412> l<26:38> el<26:43>
                                  n<> u<412> t<Complex_func_call> p<413> c<406> l<26:38> el<26:43>
                                    n<p1> u<406> t<STRING_CONST> p<412> s<411> l<26:38> el<26:40>
                                    n<> u<411> t<Argument_list> p<412> c<410> l<26:41> el<26:42>
                                      n<> u<410> t<Expression> p<411> c<409> l<26:41> el<26:42>
                                        n<> u<409> t<Primary> p<410> c<408> l<26:41> el<26:42>
                                          n<> u<408> t<Primary_literal> p<409> c<407> l<26:41> el<26:42>
                                            n<a> u<407> t<STRING_CONST> p<408> l<26:41> el<26:42>
                      n<> u<420> t<Action_block> p<421> c<419> l<26:44> el<26:45>
                        n<> u<419> t<Statement_or_null> p<420> l<26:44> el<26:45>
        n<> u<429> t<ENDMODULE> p<430> s<428> l<27:1> el<27:10>
        n<m> u<428> t<STRING_CONST> p<430> l<27:13> el<27:14>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Assertions/dut.sv:1:1: No timescale set for "m".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Assertions/dut.sv:1:1: Compile module "work@m".
[WRN:CP0334] ${SURELOG_DIR}/tests/Assertions/dut.sv:16:1: Colliding compilation unit name: "m",
             ${SURELOG_DIR}/tests/Assertions/dut.sv:1:1: previous usage.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assert                                                 1
BitTypespec                                            2
Constant                                               6
Design                                                 1
Identifier                                             3
ImmediateAssert                                        1
LogicNet                                               5
LogicTypespec                                          8
Module                                                 2
ModuleTypespec                                         2
Operation                                             12
PackedArrayTypespec                                    1
Port                                                   1
PropFormalDecl                                         2
PropertyDecl                                           1
PropertySpec                                           2
Range                                                  3
RefObj                                                 7
RefTypespec                                           14
SourceFile                                             1
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Assertions/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/Assertions/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@m)
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:work@m
  |vpiPropertyDecl:
  \_PropertyDecl: (work@m.toggles), line:9:1, endln:11:12
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:toggles
    |vpiFullName:work@m.toggles
    |vpiPropFormalDecl:
    \_PropFormalDecl: (x), line:9:22, endln:9:23
      |vpiParent:
      \_PropertyDecl: (work@m.toggles), line:9:1, endln:11:12
      |vpiName:x
      |vpiTypespec:
      \_RefTypespec: (work@m.toggles.x), line:9:18, endln:9:21
        |vpiParent:
        \_PropFormalDecl: (x), line:9:22, endln:9:23
        |vpiFullName:work@m.toggles.x
        |vpiActual:
        \_BitTypespec: , line:4:9, endln:4:12
    |vpiPropFormalDecl:
    \_PropFormalDecl: (y), line:9:25, endln:9:26
      |vpiParent:
      \_PropertyDecl: (work@m.toggles), line:9:1, endln:11:12
      |vpiName:y
      |vpiTypespec:
      \_RefTypespec: (work@m.toggles.y), line:9:18, endln:9:21
        |vpiParent:
        \_PropFormalDecl: (y), line:9:25, endln:9:26
        |vpiFullName:work@m.toggles.y
        |vpiActual:
        \_BitTypespec: , line:4:9, endln:4:12
    |vpiPropertySpec:
    \_PropertySpec: , line:10:1, endln:10:58
      |vpiParent:
      \_PropertyDecl: (work@m.toggles), line:9:1, endln:11:12
      |vpiPropertyExpr:
      \_Operation: , line:10:1, endln:10:58
        |vpiParent:
        \_PropertySpec: , line:10:1, endln:10:58
        |vpiOpType:51
        |vpiOperand:
        \_Operation: , line:10:2, endln:10:25
          |vpiParent:
          \_Operation: , line:10:1, endln:10:58
          |vpiOpType:16
          |vpiOperand:
          \_Operation: , line:10:2, endln:10:11
            |vpiParent:
            \_Operation: , line:10:2, endln:10:25
            |vpiTypespec:
            \_RefTypespec: (work@m.toggles), line:10:2, endln:10:7
              |vpiParent:
              \_Operation: , line:10:2, endln:10:11
              |vpiFullName:work@m.toggles
              |vpiActual:
              \_LogicTypespec: , line:10:2, endln:10:7
            |vpiOpType:67
            |vpiOperand:
            \_RefObj: (work@m.toggles.x), line:10:9, endln:10:10
              |vpiParent:
              \_Operation: , line:10:2, endln:10:11
              |vpiName:x
              |vpiFullName:work@m.toggles.x
              |vpiActual:
              \_LogicNet: (work@m.x), line:10:9, endln:10:10
          |vpiOperand:
          \_Operation: , line:10:16, endln:10:25
            |vpiParent:
            \_Operation: , line:10:2, endln:10:25
            |vpiTypespec:
            \_RefTypespec: (work@m.toggles), line:10:16, endln:10:21
              |vpiParent:
              \_Operation: , line:10:16, endln:10:25
              |vpiFullName:work@m.toggles
              |vpiActual:
              \_LogicTypespec: , line:10:2, endln:10:7
            |vpiOpType:67
            |vpiOperand:
            \_RefObj: (work@m.toggles.y), line:10:23, endln:10:24
              |vpiParent:
              \_Operation: , line:10:16, endln:10:25
              |vpiName:y
              |vpiFullName:work@m.toggles.y
              |vpiActual:
              \_LogicNet: (work@m.y), line:10:23, endln:10:24
        |vpiOperand:
        \_Operation: , line:10:31, endln:10:58
          |vpiParent:
          \_Operation: , line:10:1, endln:10:58
          |vpiOpType:3
          |vpiOperand:
          \_Operation: , line:10:34, endln:10:57
            |vpiParent:
            \_Operation: , line:10:31, endln:10:58
            |vpiOpType:16
            |vpiOperand:
            \_Operation: , line:10:34, endln:10:43
              |vpiParent:
              \_Operation: , line:10:34, endln:10:57
              |vpiTypespec:
              \_RefTypespec: (work@m.toggles), line:10:34, endln:10:39
                |vpiParent:
                \_Operation: , line:10:34, endln:10:43
                |vpiFullName:work@m.toggles
                |vpiActual:
                \_LogicTypespec: , line:10:2, endln:10:7
              |vpiOpType:67
              |vpiOperand:
              \_RefObj: (work@m.toggles.x), line:10:41, endln:10:42
                |vpiParent:
                \_Operation: , line:10:34, endln:10:43
                |vpiName:x
                |vpiFullName:work@m.toggles.x
                |vpiActual:
                \_LogicNet: (work@m.x), line:10:9, endln:10:10
            |vpiOperand:
            \_Operation: , line:10:48, endln:10:57
              |vpiParent:
              \_Operation: , line:10:34, endln:10:57
              |vpiTypespec:
              \_RefTypespec: (work@m.toggles), line:10:48, endln:10:53
                |vpiParent:
                \_Operation: , line:10:48, endln:10:57
                |vpiFullName:work@m.toggles
                |vpiActual:
                \_LogicTypespec: , line:10:2, endln:10:7
              |vpiOpType:67
              |vpiOperand:
              \_RefObj: (work@m.toggles.y), line:10:55, endln:10:56
                |vpiParent:
                \_Operation: , line:10:48, endln:10:57
                |vpiName:y
                |vpiFullName:work@m.toggles.y
                |vpiActual:
                \_LogicNet: (work@m.y), line:10:23, endln:10:24
  |vpiConcurrentAssertions:
  \_Assert: (work@m.a2), line:12:5, endln:12:54
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:a2
    |vpiFullName:work@m.a2
    |vpiProperty:
    \_PropertySpec: , line:12:22, endln:12:52
      |vpiParent:
      \_Assert: (work@m.a2), line:12:5, endln:12:54
      |vpiPropertyExpr:
      \_Operation: , line:12:24, endln:12:37
        |vpiParent:
        \_PropertySpec: , line:12:22, endln:12:52
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@m.a2.clock), line:12:32, endln:12:37
          |vpiParent:
          \_Operation: , line:12:24, endln:12:37
          |vpiName:clock
          |vpiFullName:work@m.a2.clock
          |vpiActual:
          \_LogicNet: (work@m.clock), line:1:16, endln:1:21
  |vpiTypedef:
  \_BitTypespec: , line:4:9, endln:4:12
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
  |vpiTypedef:
  \_PackedArrayTypespec: , line:4:9, endln:4:19
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiRange:
    \_Range: , line:4:13, endln:4:19
      |vpiParent:
      \_PackedArrayTypespec: , line:4:9, endln:4:19
      |vpiLeftRange:
      \_Constant: , line:4:14, endln:4:16
        |vpiParent:
        \_Range: , line:4:13, endln:4:19
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:17, endln:4:18
        |vpiParent:
        \_Range: , line:4:13, endln:4:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@m), line:4:9, endln:4:12
      |vpiParent:
      \_PackedArrayTypespec: , line:4:9, endln:4:19
      |vpiFullName:work@m
      |vpiActual:
      \_BitTypespec: , line:4:9, endln:4:12
  |vpiTypedef:
  \_TypedefTypespec: (bits), line:4:20, endln:4:24
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:
    \_Identifier: (bits)
      |vpiParent:
      \_TypedefTypespec: (bits), line:4:20, endln:4:24
      |vpiName:bits
    |vpiTypedefAlias:
    \_RefTypespec: (work@m.bits), line:4:9, endln:4:12
      |vpiParent:
      \_TypedefTypespec: (bits), line:4:20, endln:4:24
      |vpiFullName:work@m.bits
      |vpiActual:
      \_PackedArrayTypespec: , line:4:9, endln:4:19
  |vpiTypedef:
  \_LogicTypespec: , line:10:2, endln:10:7
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
  |vpiTypedef:
  \_LogicTypespec: , line:2:1, endln:2:6
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiRange:
    \_Range: , line:2:7, endln:2:13
      |vpiParent:
      \_LogicTypespec: , line:2:1, endln:2:6
      |vpiLeftRange:
      \_Constant: , line:2:8, endln:2:10
        |vpiParent:
        \_Range: , line:2:7, endln:2:13
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:11, endln:2:12
        |vpiParent:
        \_Range: , line:2:7, endln:2:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_BitTypespec: , line:4:9, endln:4:12
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:4:9, endln:4:19
  |vpiImportTypespec:
  \_TypedefTypespec: (bits), line:4:20, endln:4:24
  |vpiImportTypespec:
  \_ImmediateAssert: , line:8:4, endln:8:35
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiLabel:a1
    |vpiExpr:
    \_Operation: , line:8:12, endln:8:32
      |vpiParent:
      \_ImmediateAssert: , line:8:4, endln:8:35
      |vpiOpType:14
      |vpiOperand:
      \_Operation: , line:8:12, endln:8:20
        |vpiParent:
        \_Operation: , line:8:12, endln:8:32
        |vpiTypespec:
        \_RefTypespec: (work@m.bits), line:8:12, endln:8:16
          |vpiParent:
          \_Operation: , line:8:12, endln:8:20
          |vpiName:bits
          |vpiFullName:work@m.bits
          |vpiActual:
          \_TypedefTypespec: (bits), line:4:20, endln:4:24
        |vpiOpType:67
        |vpiOperand:
        \_RefObj: (work@m.a), line:8:18, endln:8:19
          |vpiParent:
          \_Operation: , line:8:12, endln:8:20
          |vpiName:a
          |vpiFullName:work@m.a
          |vpiActual:
          \_LogicNet: (work@m.a), line:2:14, endln:2:15
      |vpiOperand:
      \_Operation: , line:8:24, endln:8:32
        |vpiParent:
        \_Operation: , line:8:12, endln:8:32
        |vpiTypespec:
        \_RefTypespec: (work@m.bits), line:8:24, endln:8:28
          |vpiParent:
          \_Operation: , line:8:24, endln:8:32
          |vpiName:bits
          |vpiFullName:work@m.bits
          |vpiActual:
          \_TypedefTypespec: (bits), line:4:20, endln:4:24
        |vpiOpType:67
        |vpiOperand:
        \_RefObj: (work@m.b), line:8:30, endln:8:31
          |vpiParent:
          \_Operation: , line:8:24, endln:8:32
          |vpiName:b
          |vpiFullName:work@m.b
          |vpiActual:
          \_LogicNet: (work@m.b), line:2:17, endln:2:18
  |vpiImportTypespec:
  \_LogicTypespec: , line:10:2, endln:10:7
  |vpiImportTypespec:
  \_LogicNet: (work@m.clock), line:1:16, endln:1:21
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:clock
    |vpiFullName:work@m.clock
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:1, endln:2:6
  |vpiImportTypespec:
  \_LogicNet: (work@m.a), line:2:14, endln:2:15
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_RefTypespec: (work@m.a), line:2:1, endln:2:13
      |vpiParent:
      \_LogicNet: (work@m.a), line:2:14, endln:2:15
      |vpiFullName:work@m.a
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:6
    |vpiName:a
    |vpiFullName:work@m.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@m.b), line:2:17, endln:2:18
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_RefTypespec: (work@m.b), line:2:1, endln:2:13
      |vpiParent:
      \_LogicNet: (work@m.b), line:2:17, endln:2:18
      |vpiFullName:work@m.b
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:6
    |vpiName:b
    |vpiFullName:work@m.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@m.c), line:3:7, endln:3:8
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_RefTypespec: (work@m.c), line:3:1, endln:3:6
      |vpiParent:
      \_LogicNet: (work@m.c), line:3:7, endln:3:8
      |vpiFullName:work@m.c
      |vpiActual:
      \_LogicTypespec: , line:10:2, endln:10:7
    |vpiName:c
    |vpiFullName:work@m.c
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@m.d), line:3:10, endln:3:11
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_RefTypespec: (work@m.d), line:3:1, endln:3:6
      |vpiParent:
      \_LogicNet: (work@m.d), line:3:10, endln:3:11
      |vpiFullName:work@m.d
      |vpiActual:
      \_LogicTypespec: , line:10:2, endln:10:7
    |vpiName:d
    |vpiFullName:work@m.d
    |vpiNetType:36
  |vpiImportTypespec:
  \_Assert: (work@m.a2), line:12:5, endln:12:54
  |vpiImportTypespec:
  \_LogicNet: (work@m.x), line:10:9, endln:10:10
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:x
    |vpiFullName:work@m.x
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@m.y), line:10:23, endln:10:24
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:y
    |vpiFullName:work@m.y
    |vpiNetType:1
  |vpiDefName:work@m
  |vpiNet:
  \_LogicNet: (work@m.clock), line:1:16, endln:1:21
  |vpiNet:
  \_LogicNet: (work@m.a), line:2:14, endln:2:15
  |vpiNet:
  \_LogicNet: (work@m.b), line:2:17, endln:2:18
  |vpiNet:
  \_LogicNet: (work@m.c), line:3:7, endln:3:8
  |vpiNet:
  \_LogicNet: (work@m.d), line:3:10, endln:3:11
  |vpiNet:
  \_LogicNet: (work@m.x), line:10:9, endln:10:10
  |vpiNet:
  \_LogicNet: (work@m.y), line:10:23, endln:10:24
  |vpiPort:
  \_Port: (clock), line:1:16, endln:1:21
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:clock
    |vpiDirection:1
  |vpiProcess:
  \_Always: , line:7:1, endln:8:35
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiStmt:
    \_ImmediateAssert: , line:8:4, endln:8:35
    |vpiAlwaysType:2
  |vpiEndLabel:m
|vpiTypedef:
\_ModuleTypespec: (m)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:m
  |vpiModule:
  \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
