# do final-project.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:12 on Dec 04,2017
# vlog -work work final-project.vo 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 21:29:13 on Dec 04,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:29:13 on Dec 04,2017
# vlog -work work processorTest.vwf.vt 
# -- Compiling module processor_vlg_vec_tst
# 
# Top level modules:
# 	processor_vlg_vec_tst
# End time: 21:29:13 on Dec 04,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.processor_vlg_vec_tst 
# Start time: 21:29:13 on Dec 04,2017
# Loading work.processor_vlg_vec_tst
# Loading work.processor
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 18706 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# ** Note: $finish    : processorTest.vwf.vt(264)
#    Time: 2 us  Iteration: 0  Instance: /processor_vlg_vec_tst
# End time: 21:29:20 on Dec 04,2017, Elapsed time: 0:00:07
# Errors: 0, Warnings: 1
