# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do fulladder_struct_four_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/sxc210186/Documents/GitHub/Reconfig/Project\ 1.3 {C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.3/fulladder_struct_four.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:36:11 on Sep 09,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.3" C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.3/fulladder_struct_four.v 
# -- Compiling module full_adder
# -- Compiling module fulladder_struct_four
# 
# Top level modules:
# 	fulladder_struct_four
# End time: 19:36:12 on Sep 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.3/simulation/questa/fulladder_struct_four.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 19:36:15 on Sep 09,2023
# vlog -reportprogress 300 -work work C:/Users/sxc210186/Documents/GitHub/Reconfig/Project 1.3/simulation/questa/fulladder_struct_four.v 
# -- Compiling module fulladder_struct_four_vlg_tst
# 
# Top level modules:
# 	fulladder_struct_four_vlg_tst
# End time: 19:36:15 on Sep 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.fulladder_struct_four
# vsim -voptargs="+acc" work.fulladder_struct_four 
# Start time: 19:36:27 on Sep 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fulladder_struct_four(fast)
# Loading work.full_adder(fast)
add wave -position end  sim:/fulladder_struct_four/A
add wave -position end  sim:/fulladder_struct_four/B
add wave -position end  sim:/fulladder_struct_four/Cin
add wave -position end  sim:/fulladder_struct_four/Sum
add wave -position end  sim:/fulladder_struct_four/Cout
run
vsim work.fulladder_struct_four_vlg_tst
# End time: 19:37:00 on Sep 09,2023, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
# vsim work.fulladder_struct_four_vlg_tst 
# Start time: 19:37:00 on Sep 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fulladder_struct_four_vlg_tst(fast)
vsim -voptargs=+acc work.fulladder_struct_four_vlg_tst
# End time: 19:37:15 on Sep 09,2023, Elapsed time: 0:00:15
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.fulladder_struct_four_vlg_tst 
# Start time: 19:37:15 on Sep 09,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fulladder_struct_four_vlg_tst(fast)
# Loading work.fulladder_struct_four(fast)
# Loading work.full_adder(fast)
add wave -position end  sim:/fulladder_struct_four_vlg_tst/A
add wave -position end  sim:/fulladder_struct_four_vlg_tst/B
add wave -position end  sim:/fulladder_struct_four_vlg_tst/Cin
add wave -position end  sim:/fulladder_struct_four_vlg_tst/Cout
add wave -position end  sim:/fulladder_struct_four_vlg_tst/Sum
run
# Running testbench
# Causality operation skipped due to absence of debug database file
# End time: 19:38:05 on Sep 09,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
