// Seed: 717701323
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  output id_2;
  inout id_1;
  always @* begin
    if (1) begin
      id_3 <= id_4[1 : 1];
    end
    SystemTFIdentifier(1 & 1, 1);
  end
  wire  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
  assign id_14[1] = id_16;
  assign id_4 = id_8;
endmodule
