module M {

    active component C { 
        state machine S {initial enter Idle} 
        state machine S1
    }
}

