
        # Cache size
        -size (bytes) 256

        # Line size
        -block size (bytes) 8

        # To model Fully Associative cache, set associativity to zero

        -associativity 1
        ['\n', '\n', '\n', '\n', '\n', '\n', '\n', '\n', '-read-write port 1\n', '-exclusive read port 0\n', '-exclusive write port 0\n', '-single ended read ports 0\n', '\n', '# Multiple banks connected using a bus\n', '-UCA bank count 1\n', '-technology (u) 0.032\n', '//-technology (u) 0.045\n', '//-technology (u) 0.068\n', '//-technology (u) 0.090\n', '\n', '# following three parameters are meaningful only for main memories\n', '\n', '-page size (bits) 8192\n', '-burst length 8\n', '-internal prefetch width 8\n', '\n', '# following parameter can have one of five values -- (itrs-hp, itrs-lstp, itrs-lop, lp-dram, comm-dram)\n', '-Data array cell type - "comm-dram"\n', '//-Data array cell type - "itrs-hp"\n', '//-Data array cell type - "itrs-lstp"\n', '//-Data array cell type - "itrs-lop"\n', '\n', '# following parameter can have one of three values -- (itrs-hp, itrs-lstp, itrs-lop)\n', '-Data array peripheral type - "itrs-hp"\n', '//-Data array peripheral type - "itrs-lstp"\n', '//-Data array peripheral type - "itrs-lop"\n', '\n', '# following parameter can have one of five values -- (itrs-hp, itrs-lstp, itrs-lop, lp-dram, comm-dram)\n', '-Tag array cell type - "itrs-hp"\n', '//-Tag array cell type - "itrs-lstp"\n', '\n', '# following parameter can have one of three values -- (itrs-hp, itrs-lstp, itrs-lop)\n', '-Tag array peripheral type - "itrs-hp"\n', '//-Tag array peripheral type - "itrs-lstp"\n', '\n', '# Bus width include data bits and address bits required by the decoder\n', '-output/input bus width 256\n', '//-output/input bus width 256\n', '\n', '// 300-400 in steps of 10\n', '-operating temperature (K) 350\n', '\n', '# Type of memory - cache (with a tag array) or ram (scratch ram similar to a register file)\n', '# or main memory (no tag array and every access will happen at a page granularity Ref: CACTI 5.3 report)\n', '-cache type "cache"\n', '//-cache type "ram"\n', '//-cache type "main memory"\n', '\n', '# to model special structure like branch target buffers, directory, etc.\n', '# change the tag size parameter\n', '# if you want cacti to calculate the tagbits, set the tag size to "default"\n', '-tag size (b) "default"\n', '//-tag size (b) 45\n', '\n', '# fast - data and tag access happen in parallel\n', '# sequential - data array is accessed after accessing the tag array\n', '# normal - data array lookup and tag access happen in parallel\n', '#          final data block is broadcasted in data array h-tree\n', '#          after getting the signal from the tag array\n', '//-access mode (normal, sequential, fast) - "fast"\n', '-access mode (normal, sequential, fast) - "normal"\n', '//-access mode (normal, sequential, fast) - "sequential"\n', '\n', '\n', '# DESIGN OBJECTIVE for UCA (or banks in NUCA)\n', '-design objective (weight delay, dynamic power, leakage power, cycle time, area) 0:0:0:0:100\n', '\n', '# Percentage deviation from the minimum value\n', '# Ex: A deviation value of 10:1000:1000:1000:1000 will try to find an organization\n', '# that compromises at most 10% delay.\n', '# NOTE: Try reasonable values for % deviation. Inconsistent deviation\n', '# percentage values will not produce any valid organizations. For example,\n', '# 0:0:100:100:100 will try to identify an organization that has both\n', '# least delay and dynamic power. Since such an organization is not possible, CACTI will\n', '# throw an error. Refer CACTI-6 Technical report for more details\n', '-deviate (delay, dynamic power, leakage power, cycle time, area) 60:100000:100000:100000:1000000\n', '\n', '# Objective for NUCA\n', '-NUCAdesign objective (weight delay, dynamic power, leakage power, cycle time, area) 100:100:0:0:100\n', '-NUCAdeviate (delay, dynamic power, leakage power, cycle time, area) 10:10000:10000:10000:10000\n', '\n', '# Set optimize tag to ED or ED^2 to obtain a cache configuration optimized for\n', '# energy-delay or energy-delay sq. product\n', '# Note: Optimize tag will disable weight or deviate values mentioned above\n', '# Set it to NONE to let weight and deviate values determine the\n', '# appropriate cache configuration\n', '//-Optimize ED or ED^2 (ED, ED^2, NONE): "ED"\n', '//-Optimize ED or ED^2 (ED, ED^2, NONE): "ED^2"\n', '-Optimize ED or ED^2 (ED, ED^2, NONE): "NONE"\n', '\n', '//-Cache model (NUCA, UCA)  - "UCA"\n', '//-Cache model (NUCA, UCA)  - "NUCA"\n', '\n', '# In order for CACTI to find the optimal NUCA bank value the following\n', '# variable should be assigned 0.\n', '-NUCA bank count 0\n', '\n', '# NOTE: for nuca network frequency is set to a default value of\n', '# 5GHz in time.c. CACTI automatically\n', '# calculates the maximum possible frequency and downgrades this value if necessary\n', '\n', '# By default CACTI considers both full-swing and low-swing\n', '# wires to find an optimal configuration. However, it is possible to\n', '# restrict the search space by changing the signalling from "default" to\n', '# "fullswing" or "lowswing" type.\n', '-Wire signalling (fullswing, lowswing, default) - "Global_10"\n', '//-Wire signalling (fullswing, lowswing, default) - "default"\n', '//-Wire signalling (fullswing, lowswing, default) - "lowswing"\n', '\n', '-Wire inside mat - "global"\n', '//-Wire inside mat - "semi-global"\n', '-Wire outside mat - "global"\n', '\n', '-Interconnect projection - "conservative"\n', '//-Interconnect projection - "aggressive"\n', '\n', '# Contention in network (which is a function of core count and cache level) is one of\n', '# the critical factor used for deciding the optimal bank count value\n', '# core count can be 4, 8, or 16\n', '-Core count 1\n', '//-Core count 8\n', '//-Core count 16\n', '-Cache level (L2/L3) - "L3"\n', '\n', '-Add ECC - "true"\n', '\n', '//-Print level (DETAILED, CONCISE) - "CONCISE"\n', '-Print level (DETAILED, CONCISE) - "DETAILED"\n', '\n', '# for debugging\n', '-Print input parameters - "true"\n', '//-Print input parameters - "false"\n', '# force CACTI to model the cache with the\n', '# following Ndbl, Ndwl, Nspd, Ndsam,\n', '# and Ndcm values\n', '//-Force cache config - "true"\n', '-Force cache config - "false"\n', '-Ndwl 64\n', '-Ndbl 64\n', '-Nspd 64\n', '-Ndcm 1\n', '-Ndsam1 4\n', '-Ndsam2 1\n', '\n']