# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 610 0.000256 4096 0.23 4810 74112 14.4139 17.5514 1540.41 524.322 2096.78 2096.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 610 0.000256 4096 0.23 4810 74160 14.4552 17.5766 1783.07 523.821 2339.01 2339.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 610 0.000256 4096 0.23 4810 74080 14.4184 17.5452 1851.98 523.68 2407.71 2407.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 610 0.000256 4096 0.23 4810 74112 14.3815 17.5534 1726.41 524.232 2282.67 2282.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 610 0.000256 4096 0.23 4810 74000 14.4725 17.5716 1743.89 523.119 2299.13 2299.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 610 0.000256 4096 0.23 4810 73920 14.4076 17.551 1786.51 523.413 2341.97 2342.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 610 0.000256 4096 0.23 4810 73920 14.4523 17.578 1798.25 523.928 2354.3 2354.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 610 0.000256 4096 0.23 4810 73728 14.3824 17.526 1734.39 523.17 2289.55 2289.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 610 0.000256 4096 0.23 4810 73728 14.3708 17.5124 1752.71 522.267 2306.94 2307.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 610 0.000256 4096 0.23 4810 73600 14.4306 17.5473 1873.75 522.984 2428.79 2428.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 610 0.000256 4096 0.23 4810 73728 14.3913 17.535 2192.31 523.305 2747.62 2747.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 610 0.000256 4096 0.23 4815 74240 14.3997 17.5417 1531.86 523.909 2087.79 2087.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 610 0.000256 4096 0.23 4815 74240 14.4658 17.5859 1543.4 524.309 2099.85 2099.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 610 0.000256 4096 0.23 4815 74112 14.4281 17.5555 1534.25 523.937 2090.25 2090.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 610 0.000256 4096 0.23 4815 74144 14.4586 17.5715 1564.64 524.139 2120.89 2120.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 610 0.000256 4096 0.23 4815 74112 14.4117 17.5514 1581.3 528.785 2142.13 2142.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 610 0.000256 4096 0.23 4815 74016 14.4555 17.5737 1808.27 523.449 2363.83 2363.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 610 0.000256 4096 0.23 4815 74080 14.4065 17.5552 1767.39 523.196 2322.64 2322.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 610 0.000256 4096 0.23 4815 74112 14.3774 17.5369 1881.64 528.855 2442.49 2442.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 610 0.000256 4096 0.23 4815 74000 14.4699 17.5657 1862.1 523.139 2417.36 2417.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 610 0.000256 4096 0.23 4815 73920 14.4032 17.5492 1875.73 523.791 2431.55 2431.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 610 0.000256 4096 0.23 4815 73920 14.4611 17.5712 1849.66 523.395 2405.18 2405.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 610 0.000256 4096 0.23 4815 73728 14.3748 17.5231 1770.67 523.026 2325.67 2325.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 610 0.000256 4096 0.23 4815 73728 14.3688 17.5165 2060.98 522.369 2615.32 2615.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 610 0.000256 4096 0.23 4815 73600 14.4259 17.5575 2079.04 522.582 2633.69 2633.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 610 0.000256 4096 0.23 4815 73728 14.3946 17.5449 1897.48 523.752 2453.25 2453.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 610 0.000256 4096 0.23 4820 74240 14.3811 17.5434 1444.66 523.836 2000.5 2000.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 610 0.000256 4096 0.23 4820 74240 14.4532 17.5799 1620.1 523.887 2176.1 2176.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 610 0.000256 4096 0.23 4820 74112 14.4184 17.5599 1508.69 523.621 2064.37 2064.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 610 0.000256 4096 0.23 4820 74144 14.444 17.5735 1532.47 523.577 2088.15 2088.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 610 0.000256 4096 0.23 4820 74112 14.3997 17.5524 1531.19 524.147 2087.37 2087.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 610 0.000256 4096 0.23 4820 74016 14.4431 17.5717 1899.32 523.94 2455.36 2455.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 610 0.000256 4096 0.23 4820 73728 14.396 17.5487 1316.49 522.961 1871.48 1871.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 610 0.000256 4096 0.23 4820 74080 14.3948 17.5552 1827.28 523.725 2383.03 2383.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 610 0.000256 4096 0.23 4820 73920 14.3503 17.5186 1277.55 522.867 1832.38 1832.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 610 0.000256 4096 0.23 4820 74112 14.372 17.5476 1718.68 523.832 2274.52 2274.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 610 0.000256 4096 0.23 4820 73728 14.3562 17.508 1223.48 522.66 1778.09 1778.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 610 0.000256 4096 0.23 4820 74000 14.4683 17.5658 1789.1 523.215 2344.44 2344.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 610 0.000256 4096 0.23 4820 73600 14.4011 17.5432 1253.68 522.538 1808.25 1808.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 610 0.000256 4096 0.23 4820 73920 14.3913 17.5473 2281.21 523.841 2837.08 2837.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 610 0.000256 4096 0.23 4820 73472 14.3552 17.5185 1487.3 522.873 2042.13 2042.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 610 0.000256 4096 0.23 4820 73920 14.4364 17.5703 2189.99 523.426 2745.51 2745.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 610 0.000256 4096 0.23 4820 73440 14.3421 17.5206 1476.54 521.555 2030.05 2030.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 610 0.000256 4096 0.23 4820 73728 14.375 17.5218 2123.33 523.058 2678.37 2678.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 610 0.000256 4096 0.23 4820 73728 14.3996 17.5411 1434.03 523.303 1989.35 1989.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 610 0.000256 4096 0.23 4820 73728 14.369 17.5177 1864.29 522.295 2418.56 2418.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 610 0.000256 4096 0.23 4820 72960 14.3228 17.4956 1285.37 521.157 1838.43 1838.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 610 0.000256 4096 0.23 4820 73600 14.4226 17.5435 1917.09 522.968 2472.11 2472.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 610 0.000256 4096 0.23 4820 72800 14.3355 17.5084 1365.07 521.964 1918.96 1919.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 610 0.000256 4096 0.23 4824 74240 14.3931 17.5496 1428.66 524.221 1984.91 1984.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 610 0.000256 4096 0.23 4824 74240 14.4562 17.5742 1507.46 523.891 2063.47 2063.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 610 0.000256 4096 0.23 4824 74208 14.4102 17.563 1484.84 523.645 2040.54 2040.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 610 0.000256 4096 0.23 4824 74112 14.3552 17.5467 954.09 523.718 1509.79 1509.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 610 0.000256 4096 0.23 4824 74144 14.4482 17.5732 1720.67 524.19 2276.97 2277.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 610 0.000256 4096 0.23 4824 73920 14.4154 17.5629 1078.94 523.394 1634.39 1634.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 610 0.000256 4096 0.23 4824 74112 14.3848 17.5616 1634.27 523.681 2189.98 2190.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 610 0.000256 4096 0.23 4824 73728 14.3708 17.5186 1067.62 523.01 1622.6 1622.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 610 0.000256 4096 0.23 4824 74160 14.4406 17.564 1825.55 523.953 2381.59 2381.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 610 0.000256 4096 0.23 4824 74016 14.3795 17.548 1276.84 523.147 1831.99 1832.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 610 0.000256 4096 0.23 4824 74080 14.4036 17.5523 1727.06 523.234 2282.34 2282.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 610 0.000256 4096 0.23 4824 73920 14.3499 17.5246 1236.07 522.807 1790.82 1790.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 610 0.000256 4096 0.23 4824 74112 14.37 17.5439 2214.18 523.911 2770.09 2770.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 610 0.000256 4096 0.23 4824 73728 14.3668 17.5145 1419.95 522.66 1974.58 1974.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 610 0.000256 4096 0.23 4824 74000 14.4527 17.5725 2178.96 523.629 2734.7 2734.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 610 0.000256 4096 0.23 4824 73600 14.4081 17.5347 1473.59 523.031 2028.65 2028.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 610 0.000256 4096 0.23 4824 73920 14.3943 17.5577 2137.49 523.846 2693.37 2693.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 610 0.000256 4096 0.23 4824 73472 14.3611 17.5288 1403.25 522.812 1958.03 1958.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 610 0.000256 4096 0.23 4824 73920 14.4507 17.5655 2065.84 523.318 2621.26 2621.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 610 0.000256 4096 0.23 4824 73440 14.3433 17.5225 1326.15 521.947 1880.05 1880.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 610 0.000256 4096 0.23 4824 73728 14.3708 17.5196 1971.48 522.629 2526.08 2526.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 610 0.000256 4096 0.23 4824 73728 14.4021 17.5306 1333.98 523.24 1889.23 1889.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 610 0.000256 4096 0.23 4825 74240 14.3833 17.5411 1607.41 523.913 2163.33 2163.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 610 0.000256 4096 0.23 4825 74240 14.441 17.5732 1448.21 524.373 2004.68 2004.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 610 0.000256 4096 0.23 4825 74080 14.4132 17.5493 933.791 523.301 1489.14 1489.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 610 0.000256 4096 0.23 4825 74208 14.4108 17.554 1539.83 523.649 2095.52 2095.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 610 0.000256 4096 0.23 4825 74112 14.3749 17.5462 992.19 524.266 1548.46 1548.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 610 0.000256 4096 0.23 4825 74144 14.4325 17.5718 1656.22 523.691 2212.01 2212.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 610 0.000256 4096 0.23 4825 73920 14.3932 17.5556 1038.91 523.911 1594.85 1594.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 610 0.000256 4096 0.23 4825 74112 14.4036 17.5566 1702.33 523.658 2258.03 2258.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 610 0.000256 4096 0.23 4825 73728 14.3626 17.5243 1108.11 523.062 1663.14 1663.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 610 0.000256 4096 0.23 4825 74160 14.4468 17.5736 1823.57 523.447 2379.12 2379.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 610 0.000256 4096 0.23 4825 74016 14.3731 17.5489 1307.94 523.499 1863.45 1863.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 610 0.000256 4096 0.23 4825 74080 14.4012 17.5607 1766.5 523.665 2322.21 2322.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 610 0.000256 4096 0.23 4825 73920 14.3567 17.5157 1241.24 523.539 1796.73 1796.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 610 0.000256 4096 0.23 4825 74112 14.3626 17.539 2156.18 523.74 2711.9 2711.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 610 0.000256 4096 0.23 4825 73728 14.3531 17.5137 1441.49 522.724 1996.17 1996.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 610 0.000256 4096 0.23 4825 74000 14.4531 17.5658 2160.99 523.12 2716.21 2716.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 610 0.000256 4096 0.23 4825 73600 14.418 17.5506 1449.69 522.531 2004.27 2004.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 610 0.000256 4096 0.23 4825 73920 14.4074 17.5475 2085.95 523.478 2641.47 2641.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 610 0.000256 4096 0.23 4825 73472 14.3635 17.5173 1362.54 523.281 1917.78 1917.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 610 0.000256 4096 0.23 4825 73920 14.4504 17.5831 2021.52 523.934 2577.57 2577.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 610 0.000256 4096 0.23 4825 73440 14.3508 17.5098 1330.84 521.591 1884.38 1884.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 610 0.000256 4096 0.23 4825 73728 14.3599 17.5288 1931.22 522.625 2485.82 2485.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 610 0.000256 4096 0.23 4825 73728 14.3901 17.5372 1373.48 523.805 1929.31 1929.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 610 0.000256 4096 0.23 4832 74176 14.3795 17.5409 1414.13 524.321 1970.46 1970.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 610 0.000256 4096 0.23 4832 74112 14.3912 17.5517 908.825 523.648 1464.5 1464.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 610 0.000256 4096 0.23 4832 74160 14.4507 17.5683 1444.55 523.726 2000.38 2000.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 610 0.000256 4096 0.23 4832 73920 14.4072 17.5553 924.682 523.714 1480.44 1480.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 610 0.000256 4096 0.23 4832 74112 14.3913 17.5619 1563.04 523.57 2118.65 2118.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 610 0.000256 4096 0.23 4832 74112 14.3652 17.5565 1000.34 523.818 1556.17 1556.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 610 0.000256 4096 0.23 4832 74032 14.4459 17.5648 1536.7 523.577 2092.38 2092.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 610 0.000256 4096 0.23 4832 73920 14.4054 17.5514 979.947 528.529 1540.51 1540.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 610 0.000256 4096 0.23 4832 73920 14.4354 17.5698 806.307 524.139 1362.53 1362.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 610 0.000256 4096 0.23 4832 74112 14.3852 17.5477 1537.07 524.044 2093.13 2093.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 610 0.000256 4096 0.23 4832 73728 14.3732 17.5204 1023.3 522.702 1577.98 1578.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 610 0.000256 4096 0.23 4832 73728 14.3649 17.5218 850.089 522.725 1404.78 1404.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 610 0.000256 4096 0.23 4832 74016 14.4387 17.573 2221.81 523.815 2777.73 2777.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 610 0.000256 4096 0.23 4832 73728 14.3819 17.5422 1415.38 523.43 1970.82 1970.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 610 0.000256 4096 0.23 4832 73440 14.4282 17.5432 1155.66 522.75 1710.46 1710.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 610 0.000256 4096 0.23 4832 73920 14.3909 17.5559 2077 523.658 2632.69 2632.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 610 0.000256 4096 0.23 4832 73600 14.3591 17.5247 1399.06 523.231 1954.26 1954.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 610 0.000256 4096 0.23 4832 73440 14.3467 17.5104 1172.12 521.582 1725.64 1725.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 610 0.000256 4096 0.23 4832 74112 14.3786 17.5481 1966.77 524.275 2523.06 2523.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 610 0.000256 4096 0.23 4832 73728 14.3527 17.514 1269.86 522.721 1824.53 1824.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 610 0.000256 4096 0.23 4832 73728 14.3688 17.5437 1108.34 524.214 1664.55 1664.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 610 0.000256 4096 0.23 4832 73800 14.4617 17.574 1938.15 523.109 2493.38 2493.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 610 0.000256 4096 0.23 4832 73600 14.4282 17.537 1349.1 522.547 1903.7 1903.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 610 0.000256 4096 0.23 4832 73200 14.4617 17.5623 1110.55 523.614 1666.27 1666.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 610 0.000256 4096 0.23 4832 73920 14.3966 17.5576 1887.12 523.411 2442.57 2442.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 610 0.000256 4096 0.23 4832 73472 14.3647 17.5285 1308.73 522.797 1863.51 1863.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 610 0.000256 4096 0.23 4832 73248 14.3189 17.4653 1073.09 521.436 1626.39 1626.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 610 0.000256 4096 0.23 4832 73920 14.4478 17.5739 1866.72 523.525 2422.35 2422.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 610 0.000256 4096 0.23 4832 73440 14.3416 17.5226 1314.52 521.522 1867.99 1868.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 610 0.000256 4096 0.23 4832 73440 14.4283 17.5729 1091.99 523.512 1647.59 1647.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 610 0.000256 4096 0.23 4832 73728 14.377 17.5168 1854.16 522.535 2408.67 2408.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 610 0.000256 4096 0.23 4832 73728 14.4003 17.5372 1253.19 523.757 1808.97 1809.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 610 0.000256 4096 0.23 4832 72960 14.3154 17.496 1137.76 521.303 1690.96 1691.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 610 0.000256 4096 0.23 4840 74112 14.3792 17.5455 1438.52 524.321 1994.85 1994.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 610 0.000256 4096 0.23 4840 73984 14.3884 17.5534 920.324 524.161 1476.5 1476.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 610 0.000256 4096 0.23 4840 74080 14.442 17.5862 1632.6 524.377 2189.1 2189.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 610 0.000256 4096 0.23 4840 73920 14.4056 17.555 1036.08 523.282 1591.4 1591.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 610 0.000256 4096 0.23 4840 73920 14.4414 17.5675 849.675 523.517 1405.28 1405.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 610 0.000256 4096 0.23 4840 74016 14.4029 17.5614 1505.67 523.713 2061.43 2061.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 610 0.000256 4096 0.23 4840 73920 14.3677 17.5398 985.223 524.268 1541.48 1541.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 610 0.000256 4096 0.23 4840 73728 14.3749 17.5391 805.184 523.442 1360.62 1360.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 610 0.000256 4096 0.23 4840 74032 14.4445 17.5718 2138.56 523.705 2694.36 2694.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 610 0.000256 4096 0.23 4840 73920 14.3981 17.558 1354.25 523.271 1909.56 1909.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 610 0.000256 4096 0.23 4840 73920 14.4465 17.5719 1100.37 524.084 1656.55 1656.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 610 0.000256 4096 0.23 4840 73984 14.379 17.5499 1994.61 524.09 2550.71 2550.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 610 0.000256 4096 0.23 4840 73728 14.3727 17.5247 1255.5 523.021 1810.51 1810.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 610 0.000256 4096 0.23 4840 73344 14.374 17.5128 1022.12 522.214 1576.3 1576.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 610 0.000256 4096 0.23 4840 73872 14.4522 17.5596 2049.92 523.444 2605.45 2605.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 610 0.000256 4096 0.23 4840 73728 14.3831 17.5391 1335.43 523.56 1890.99 1891.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 610 0.000256 4096 0.23 4840 73440 14.4157 17.5432 1174.71 523.17 1729.93 1730.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 610 0.000256 4096 0.23 4840 73728 14.3744 17.5386 1050.61 524.316 1606.92 1607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 610 0.000256 4096 0.23 4840 73920 14.3865 17.5534 1934.02 523.295 2489.34 2489.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 610 0.000256 4096 0.23 4840 73600 14.3604 17.5249 1307.79 523.294 1863.05 1863.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 610 0.000256 4096 0.23 4840 73440 14.3544 17.5078 1094.84 521.515 1648.3 1648.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 610 0.000256 4096 0.23 4840 73600 14.4036 17.5503 1101.2 523.663 1656.89 1656.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 610 0.000256 4096 0.23 4840 73920 14.3647 17.5398 1830.81 524.331 2387.13 2387.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 610 0.000256 4096 0.23 4840 73344 14.3565 17.5155 1288.01 522.781 1842.76 1842.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 610 0.000256 4096 0.23 4840 73728 14.3646 17.5403 1067.75 523.905 1623.64 1623.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 610 0.000256 4096 0.23 4840 72960 14.321 17.492 992.268 521.211 1545.38 1545.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 610 0.000256 4096 0.23 4840 73800 14.4654 17.5698 1882.91 523.561 2438.59 2438.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 610 0.000256 4096 0.23 4840 73600 14.422 17.5534 1278.9 522.586 1833.54 1833.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 610 0.000256 4096 0.23 4840 73200 14.4567 17.5677 1132.89 523.624 1688.62 1688.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 610 0.000256 4096 0.23 4840 72800 14.3516 17.5104 1008.43 522.005 1562.38 1562.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 610 0.000256 4096 0.23 4848 74176 14.3913 17.544 1555.18 523.838 2111.04 2111.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 610 0.000256 4096 0.23 4848 74112 14.3855 17.5413 997.472 523.527 1553.02 1553.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 610 0.000256 4096 0.23 4848 74112 14.3647 17.5411 827.309 523.831 1383.13 1383.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 610 0.000256 4096 0.23 4848 74160 14.4374 17.5816 1503.53 524.372 2059.99 2060.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 610 0.000256 4096 0.23 4848 73920 14.3899 17.5519 983.091 523.615 1538.73 1538.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 610 0.000256 4096 0.23 4848 73920 14.4284 17.5636 800.513 523.528 1356.12 1356.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 610 0.000256 4096 0.23 4848 74112 14.3901 17.5635 2078.04 523.949 2634.03 2634.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 610 0.000256 4096 0.23 4848 74112 14.3605 17.5393 1317.65 523.826 1873.46 1873.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 610 0.000256 4096 0.23 4848 73728 14.3892 17.5534 1056.72 523.503 1612.25 1612.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 610 0.000256 4096 0.23 4848 73728 14.3596 17.5187 893.668 522.359 1447.99 1448.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 610 0.000256 4096 0.23 4848 74144 14.4445 17.5778 1924.98 523.581 2480.66 2480.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 610 0.000256 4096 0.23 4848 73920 14.3954 17.5514 1217.97 523.891 1773.91 1773.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 610 0.000256 4096 0.23 4848 73920 14.4402 17.5687 1002.73 524.272 1559.09 1559.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 610 0.000256 4096 0.23 4848 73472 14.3538 17.5244 899.604 522.676 1454.24 1454.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 610 0.000256 4096 0.23 4848 74112 14.3944 17.5544 1850.29 523.654 2405.98 2406.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 610 0.000256 4096 0.23 4848 73728 14.3867 17.5104 1188.47 523.131 1743.58 1743.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 610 0.000256 4096 0.23 4848 73728 14.353 17.5169 994.732 522.627 1549.31 1549.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 610 0.000256 4096 0.23 4848 73728 14.3852 17.5358 880.472 523.284 1435.76 1435.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 610 0.000256 4096 0.23 4848 74016 14.4404 17.5734 1852.07 523.89 2408.06 2408.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 610 0.000256 4096 0.23 4848 73728 14.3926 17.5483 1277.51 523.134 1832.67 1832.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 610 0.000256 4096 0.23 4848 73440 14.4222 17.5473 1078.84 523.047 1633.94 1634.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 610 0.000256 4096 0.23 4848 73728 14.3757 17.5377 1088.34 523.913 1644.25 1644.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 610 0.000256 4096 0.23 4848 73920 14.4056 17.5534 1832.98 523.216 2388.25 2388.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 610 0.000256 4096 0.23 4848 73600 14.3539 17.5223 1298.6 522.883 1853.44 1853.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 610 0.000256 4096 0.23 4848 73440 14.3468 17.52 1070.23 521.952 1624.13 1624.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 610 0.000256 4096 0.23 4848 73600 14.3811 17.5545 1000.94 524.025 1556.98 1557.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 610 0.000256 4096 0.23 4850 74048 14.3636 17.5452 1622.28 523.701 2177.97 2178.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 610 0.000256 4096 0.23 4850 73984 14.3763 17.5572 1032.01 524.101 1588.13 1588.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 610 0.000256 4096 0.23 4850 73920 14.3754 17.5364 847.499 523.92 1403.41 1403.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 610 0.000256 4096 0.23 4850 74080 14.4436 17.5788 1514.47 523.88 2070.46 2070.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 610 0.000256 4096 0.23 4850 73920 14.4115 17.5494 970.95 523.608 1526.6 1526.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 610 0.000256 4096 0.23 4850 73920 14.4444 17.5677 808.417 523.437 1363.95 1364.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 610 0.000256 4096 0.23 4850 73600 14.3565 17.5267 693.793 523.279 1249.04 1249.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 610 0.000256 4096 0.23 4850 74016 14.4097 17.5578 2050.77 523.581 2606.4 2606.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 610 0.000256 4096 0.23 4850 73920 14.3626 17.5481 1283.94 523.823 1839.76 1839.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 610 0.000256 4096 0.23 4850 73728 14.3749 17.5434 1043.08 523.397 1598.48 1598.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 610 0.000256 4096 0.23 4850 73344 14.3708 17.5181 883.861 522.784 1438.62 1438.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 610 0.000256 4096 0.23 4850 74032 14.4419 17.58 1871.81 524.126 2428.04 2428.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 610 0.000256 4096 0.23 4850 73920 14.392 17.5532 1199.23 523.274 1754.54 1754.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 610 0.000256 4096 0.23 4850 73920 14.442 17.5762 985.144 524.19 1541.44 1541.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 610 0.000256 4096 0.23 4850 73472 14.3647 17.5269 884.344 523.292 1439.61 1439.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 610 0.000256 4096 0.23 4850 73984 14.3968 17.5547 1851.37 523.603 2407.01 2407.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 610 0.000256 4096 0.23 4850 73728 14.3666 17.5145 1206.89 522.71 1761.56 1761.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 610 0.000256 4096 0.23 4850 73344 14.3663 17.5098 1008.42 522.727 1563.11 1563.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 610 0.000256 4096 0.23 4850 73728 14.3872 17.5329 898.734 523.734 1454.47 1454.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 610 0.000256 4096 0.23 4850 73872 14.439 17.5691 1924.86 523.533 2480.49 2480.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 610 0.000256 4096 0.23 4850 73728 14.3866 17.5452 1371.35 523.447 1926.81 1926.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 610 0.000256 4096 0.23 4850 73440 14.4149 17.5455 1126 523.17 1681.22 1681.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 610 0.000256 4096 0.23 4850 73728 14.3709 17.5412 1070.56 524.274 1626.83 1626.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 610 0.000256 4096 0.23 4850 73440 14.4323 17.5647 974.348 523.938 1530.37 1530.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 610 0.000256 4096 0.23 4850 73920 14.3995 17.5553 1864.41 523.575 2420.03 2420.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 610 0.000256 4096 0.23 4850 73600 14.3625 17.5292 1280.53 523.3 1835.8 1835.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 610 0.000256 4096 0.23 4850 73440 14.3365 17.5102 1094.41 521.515 1647.86 1647.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 610 0.000256 4096 0.23 4850 73600 14.3974 17.5501 1002.4 524.388 1558.81 1558.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 610 0.000256 4096 0.23 4850 72800 14.3516 17.5062 956.142 521.536 1509.62 1509.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 610 0.000256 4096 0.23 4860 74048 14.3784 17.5441 1497.75 523.718 2053.49 2053.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 610 0.000256 4096 0.23 4860 73984 14.3976 17.5498 983.493 524.095 1539.62 1539.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 610 0.000256 4096 0.23 4860 73920 14.3692 17.5449 792.621 524.331 1348.95 1349.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 610 0.000256 4096 0.23 4860 73728 14.378 17.5258 687.096 523.063 1242.15 1242.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 610 0.000256 4096 0.23 4860 74000 14.4351 17.5721 2053.98 523.741 2609.82 2609.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 610 0.000256 4096 0.23 4860 73760 14.3954 17.5472 1284.2 523.232 1839.46 1839.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 610 0.000256 4096 0.23 4860 73680 14.4302 17.5692 1043.01 523.483 1598.58 1598.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 610 0.000256 4096 0.23 4860 73600 14.3587 17.5186 883.877 522.87 1438.71 1438.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 610 0.000256 4096 0.23 4860 73920 14.3982 17.5622 1877.54 524.007 2433.59 2433.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 610 0.000256 4096 0.23 4860 73920 14.3633 17.5432 1187.75 524.166 1743.9 1743.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 610 0.000256 4096 0.23 4860 73728 14.3869 17.543 975.734 523.559 1531.3 1531.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 610 0.000256 4096 0.23 4860 73344 14.3604 17.5106 877.389 522.247 1431.59 1431.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 610 0.000256 4096 0.23 4860 72960 14.3336 17.5149 755.465 522.017 1309.41 1309.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 610 0.000256 4096 0.23 4860 73920 14.4603 17.584 1802.58 524.049 2358.75 2358.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 610 0.000256 4096 0.23 4860 73696 14.4097 17.5532 1148.97 523.314 1704.33 1704.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 610 0.000256 4096 0.23 4860 73584 14.4307 17.5756 959.486 524.201 1515.78 1515.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 610 0.000256 4096 0.23 4860 73472 14.3585 17.5146 844.091 523.285 1399.34 1399.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 610 0.000256 4096 0.23 4860 72800 14.3899 17.5171 738.429 521.787 1292.2 1292.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 610 0.000256 4096 0.23 4860 73984 14.3974 17.5555 1685.48 524.151 2241.67 2241.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 610 0.000256 4096 0.23 4860 73728 14.379 17.522 1153.03 523.025 1708.04 1708.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 610 0.000256 4096 0.23 4860 73344 14.3601 17.5104 951.415 522.777 1506.14 1506.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 610 0.000256 4096 0.23 4860 73728 14.3937 17.5317 875.738 523.305 1431.05 1431.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 610 0.000256 4096 0.23 4860 73600 14.3924 17.5492 800.648 524.03 1356.7 1356.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 610 0.000256 4096 0.23 4864 74048 14.3764 17.537 1476.31 524.324 2032.63 2032.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 610 0.000256 4096 0.23 4864 73984 14.3813 17.5551 948.622 524.159 1504.8 1504.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 610 0.000256 4096 0.23 4864 73920 14.3606 17.5576 779.272 524.325 1335.6 1335.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 610 0.000256 4096 0.23 4864 73728 14.3716 17.5185 674.574 522.975 1229.53 1229.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 610 0.000256 4096 0.23 4864 74000 14.4345 17.5698 1983.61 524.618 2540.32 2540.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 610 0.000256 4096 0.23 4864 73760 14.3952 17.5444 1209.85 523.914 1765.78 1765.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 610 0.000256 4096 0.23 4864 73680 14.4277 17.5625 1002.12 523.94 1558.13 1558.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 610 0.000256 4096 0.23 4864 73600 14.3688 17.5194 858.134 522.802 1412.91 1412.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 610 0.000256 4096 0.23 4864 73600 14.4015 17.5514 782.834 522.591 1337.46 1337.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 610 0.000256 4096 0.23 4864 73920 14.4177 17.5636 1819.43 523.527 2375.02 2375.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 610 0.000256 4096 0.23 4864 73920 14.3669 17.5396 1139.45 523.905 1695.35 1695.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 610 0.000256 4096 0.23 4864 73728 14.3856 17.5487 939.351 523.456 1494.83 1494.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 610 0.000256 4096 0.23 4864 73344 14.3752 17.519 832.759 522.363 1387.1 1387.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 610 0.000256 4096 0.23 4864 72960 14.3345 17.5104 726.998 521.511 1280.44 1280.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 610 0.000256 4096 0.23 4864 73920 14.436 17.5739 1724.05 523.784 2279.94 2280.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 610 0.000256 4096 0.23 4864 73696 14.4014 17.5452 1090.51 523.482 1646.03 1646.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 610 0.000256 4096 0.23 4864 73584 14.4486 17.5695 920.885 524.139 1477.12 1477.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 610 0.000256 4096 0.23 4864 73472 14.3626 17.5221 808.159 522.881 1363.01 1363.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 610 0.000256 4096 0.23 4864 72800 14.3781 17.5155 708.13 521.666 1261.77 1261.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 610 0.000256 4096 0.23 4864 73984 14.3892 17.5432 1686.38 524.151 2242.54 2242.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 610 0.000256 4096 0.23 4864 73728 14.3647 17.517 1124.02 523.133 1679.11 1679.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 610 0.000256 4096 0.23 4864 73344 14.3545 17.5099 926.574 522.607 1481.13 1481.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 610 0.000256 4096 0.23 4864 73728 14.3933 17.5411 851.734 523.683 1407.43 1407.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 610 0.000256 4096 0.23 4864 73600 14.4024 17.555 784.641 523.67 1340.35 1340.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 610 0.000256 4096 0.23 4864 72960 14.3299 17.498 732.355 521.637 1285.9 1285.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 610 0.000256 4096 0.23 4864 74080 14.4071 17.5787 1474.38 524.357 2030.81 2030.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 610 0.000256 4096 0.23 4864 74048 14.3749 17.5428 1642.61 524.334 2198.95 2199.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 610 0.000256 4096 0.23 4864 73984 14.3851 17.5473 1063.89 524.154 1620.06 1620.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 610 0.000256 4096 0.23 4864 73920 14.3765 17.5458 868.642 524.318 1424.96 1425.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 610 0.000256 4096 0.23 4864 73728 14.375 17.5146 774.882 522.699 1329.55 1329.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 610 0.000256 4096 0.23 4864 73600 14.3524 17.521 710.05 522.795 1264.8 1264.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 610 0.000256 4096 0.23 4864 73344 14.3647 17.508 654 522.672 1208.63 1208.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 610 0.000256 4096 0.23 4864 73472 14.3564 17.5247 615.174 523.315 1170.45 1170.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 610 0.000256 4096 0.23 4864 73728 14.3894 17.5358 587.078 523.32 1142.41 1142.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 610 0.000256 4096 0.23 4860 73472 14.3583 17.5207 571.374 523.569 1126.9 1126.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 610 0.000256 4096 0.23 4864 73472 14.3708 17.5227 557.91 522.782 1112.67 1112.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 610 0.000256 4096 0.23 4850 73360 14.3823 17.5152 571.588 521.38 1124.94 1125.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 610 0.000256 4096 0.23 4848 73360 14.3635 17.5295 568.22 521.732 1121.93 1122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 610 0.000256 4096 0.23 4832 73728 14.3728 17.5247 650.952 522.636 1205.57 1205.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 610 0.000256 4096 0.23 4832 72960 14.3506 17.5353 983.318 522.801 1538.09 1538.17
