#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon May 16 23:07:59 2022
# Process ID: 15640
# Current directory: D:/Uklady_elektroniki_cyfrowej_2/Lab_6/UART_Wierzbinka/UART_Wierzbinka_1
# Command line: vivado.exe -mode tcl -source run.tcl -tclargs open
# Log file: D:/Uklady_elektroniki_cyfrowej_2/Lab_6/UART_Wierzbinka/UART_Wierzbinka_1/vivado.log
# Journal file: D:/Uklady_elektroniki_cyfrowej_2/Lab_6/UART_Wierzbinka/UART_Wierzbinka_1\vivado.jou
#-----------------------------------------------------------
source run.tcl
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Uklady_elektroniki_cyfrowej_2/Lab_6/UART_Wierzbinka/UART_Wierzbinka_1/build/uart_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/Uklady_elektroniki_cyfrowej_2/Lab_6/UART_Wierzbinka/UART_Wierzbinka_1/build/uart_project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
