<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2065" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2065{left:96px;bottom:48px;letter-spacing:-0.13px;}
#t2_2065{left:376px;bottom:48px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3_2065{left:666px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t4_2065{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_2065{left:558px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.42px;}
#t6_2065{left:96px;bottom:953px;letter-spacing:0.13px;}
#t7_2065{left:96px;bottom:934px;letter-spacing:0.12px;word-spacing:-0.31px;}
#t8_2065{left:96px;bottom:916px;letter-spacing:0.15px;word-spacing:0.01px;}
#t9_2065{left:96px;bottom:892px;letter-spacing:0.13px;word-spacing:0.01px;}
#ta_2065{left:96px;bottom:866px;letter-spacing:-0.13px;}
#tb_2065{left:96px;bottom:838px;letter-spacing:0.14px;}
#tc_2065{left:96px;bottom:814px;}
#td_2065{left:124px;bottom:814px;letter-spacing:0.14px;word-spacing:2.38px;}
#te_2065{left:124px;bottom:792px;letter-spacing:0.13px;word-spacing:0.31px;}
#tf_2065{left:124px;bottom:771px;letter-spacing:0.12px;word-spacing:0.4px;}
#tg_2065{left:124px;bottom:750px;letter-spacing:0.13px;word-spacing:-0.49px;}
#th_2065{left:96px;bottom:722px;}
#ti_2065{left:124px;bottom:722px;letter-spacing:0.14px;word-spacing:2.34px;}
#tj_2065{left:124px;bottom:701px;letter-spacing:0.13px;word-spacing:0.31px;}
#tk_2065{left:124px;bottom:679px;letter-spacing:0.12px;word-spacing:0.4px;}
#tl_2065{left:124px;bottom:658px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tm_2065{left:96px;bottom:629px;letter-spacing:-0.13px;}
#tn_2065{left:96px;bottom:601px;letter-spacing:0.13px;}
#to_2065{left:96px;bottom:577px;}
#tp_2065{left:124px;bottom:577px;letter-spacing:0.14px;word-spacing:2.31px;}
#tq_2065{left:124px;bottom:556px;letter-spacing:0.13px;word-spacing:0.31px;}
#tr_2065{left:124px;bottom:534px;letter-spacing:0.12px;word-spacing:0.07px;}
#ts_2065{left:124px;bottom:513px;letter-spacing:0.12px;word-spacing:-0.65px;}
#tt_2065{left:124px;bottom:491px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tu_2065{left:96px;bottom:464px;}
#tv_2065{left:124px;bottom:464px;letter-spacing:0.13px;word-spacing:-0.79px;}
#tw_2065{left:124px;bottom:442px;letter-spacing:0.14px;word-spacing:3.04px;}
#tx_2065{left:124px;bottom:421px;letter-spacing:0.11px;word-spacing:-0.36px;}
#ty_2065{left:124px;bottom:400px;letter-spacing:0.13px;word-spacing:1.74px;}
#tz_2065{left:124px;bottom:378px;letter-spacing:0.13px;word-spacing:-0.47px;}
#t10_2065{left:96px;bottom:339px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t11_2065{left:96px;bottom:225px;letter-spacing:0.13px;word-spacing:-0.3px;}
#t12_2065{left:96px;bottom:207px;letter-spacing:-0.05px;word-spacing:0.1px;}
#t13_2065{left:96px;bottom:1016px;letter-spacing:0.27px;}
#t14_2065{left:96px;bottom:987px;letter-spacing:0.27px;}
#t15_2065{left:263px;bottom:1016px;letter-spacing:0.23px;word-spacing:-0.02px;}
#t16_2065{left:366px;bottom:987px;letter-spacing:0.21px;word-spacing:0.01px;}
#t17_2065{left:140px;bottom:305px;letter-spacing:0.16px;}
#t18_2065{left:232px;bottom:305px;letter-spacing:0.16px;}
#t19_2065{left:524px;bottom:305px;letter-spacing:0.12px;word-spacing:0.07px;}
#t1a_2065{left:122px;bottom:282px;letter-spacing:0.17px;}
#t1b_2065{left:238px;bottom:282px;letter-spacing:0.16px;}
#t1c_2065{left:300px;bottom:282px;letter-spacing:0.14px;word-spacing:0.02px;}
#t1d_2065{left:117px;bottom:259px;letter-spacing:0.17px;}
#t1e_2065{left:243px;bottom:259px;letter-spacing:-0.38px;}
#t1f_2065{left:300px;bottom:259px;letter-spacing:0.1px;word-spacing:0.06px;}
#t1g_2065{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2065{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2065{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2065{font-size:17px;font-family:Arial-Bold_62f;color:#000;}
.s4_2065{font-size:18px;font-family:sub_TimesNewRoman-Bold_lfb;color:#000;}
.s5_2065{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s6_2065{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s7_2065{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s8_2065{font-size:15px;font-family:Arial_62w;color:#000;}
.s9_2065{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2065" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRoman-Bold_lfb;
	src: url("fonts/sub_TimesNewRoman-Bold_lfb.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2065Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2065" style="-webkit-user-select: none;"><object width="935" height="1210" data="2065/2065.svg" type="image/svg+xml" id="pdf2065" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2065" class="t s1_2065">104 </span><span id="t2_2065" class="t s1_2065">CVTSI2SS, VCVTSI2SS </span><span id="t3_2065" class="t s1_2065">Instruction Reference </span>
<span id="t4_2065" class="t s1_2065">AMD64 Technology </span><span id="t5_2065" class="t s1_2065">26568—Rev. 3.25—November 2021 </span>
<span id="t6_2065" class="t s2_2065">Converts a signed integer value to a single-precision floating-point value and writes the converted </span>
<span id="t7_2065" class="t s2_2065">value to an XMM register. When the result of the conversion is an inexact value, the value is rounded </span>
<span id="t8_2065" class="t s2_2065">as specified by MXCSR.RC. </span>
<span id="t9_2065" class="t s2_2065">There are legacy and extended forms of the instruction: </span>
<span id="ta_2065" class="t s3_2065">CVTSI2SS </span>
<span id="tb_2065" class="t s2_2065">The legacy form has two encodings: </span>
<span id="tc_2065" class="t s4_2065">• </span><span id="td_2065" class="t s2_2065">When REX.W = 0, converts a signed doubleword integer value from a 32-bit source general- </span>
<span id="te_2065" class="t s2_2065">purpose register or a 32-bit memory location to a single-precision floating-point value and writes </span>
<span id="tf_2065" class="t s2_2065">the converted value to the low-order 32 bits of an XMM register. Bits [127:32] of the destination </span>
<span id="tg_2065" class="t s2_2065">XMM register and bits [255:128] of the corresponding YMM register are not affected. </span>
<span id="th_2065" class="t s4_2065">• </span><span id="ti_2065" class="t s2_2065">When REX.W = 1, converts a a signed quadword integer value from a 64-bit source general- </span>
<span id="tj_2065" class="t s2_2065">purpose register or a 64-bit memory location to a single-precision floating-point value and writes </span>
<span id="tk_2065" class="t s2_2065">the converted value to the low-order 32 bits of an XMM register. Bits [127:32] of the destination </span>
<span id="tl_2065" class="t s2_2065">XMM register and bits [255:128] of the corresponding YMM register are not affected. </span>
<span id="tm_2065" class="t s3_2065">VCVTSI2SS </span>
<span id="tn_2065" class="t s2_2065">The extended form of the instruction has two 128-bit encodings: </span>
<span id="to_2065" class="t s4_2065">• </span><span id="tp_2065" class="t s2_2065">When VEX.W = 0, converts a signed doubleword integer value from a 32-bit source general- </span>
<span id="tq_2065" class="t s2_2065">purpose register or a 32-bit memory location to a single-precision floating-point value and writes </span>
<span id="tr_2065" class="t s2_2065">the converted value to the low-order 32 bits of the destination XMM register. Bits [127:32] of the </span>
<span id="ts_2065" class="t s2_2065">first source XMM register are copied to the destination XMM register. Bits [255:128] of the YMM </span>
<span id="tt_2065" class="t s2_2065">register that corresponds to the destination are cleared. </span>
<span id="tu_2065" class="t s4_2065">• </span><span id="tv_2065" class="t s2_2065">When VEX.W = 1, converts a signed quadword integer value from a 64-bit source general-purpose </span>
<span id="tw_2065" class="t s2_2065">register or a 64-bit memory location to a single-precision floating-point value and writes the </span>
<span id="tx_2065" class="t s2_2065">converted value to the low-order 32 bits of the destination XMM register. Bits [127:32] of the first </span>
<span id="ty_2065" class="t s2_2065">source XMM register are copied to the destination XMM register. Bits [255:128] of the YMM </span>
<span id="tz_2065" class="t s2_2065">register that corresponds to the destination are cleared. </span>
<span id="t10_2065" class="t s5_2065">Instruction Support </span>
<span id="t11_2065" class="t s2_2065">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="t12_2065" class="t s2_2065">dix E of Volume 3. </span>
<span id="t13_2065" class="t s6_2065">CVTSI2SS </span>
<span id="t14_2065" class="t s6_2065">VCVTSI2SS </span>
<span id="t15_2065" class="t s6_2065">Convert Signed Doubleword or Quadword Integer </span>
<span id="t16_2065" class="t s6_2065">to Scalar Single-Precision Floating-Point </span>
<span id="t17_2065" class="t s7_2065">Form </span><span id="t18_2065" class="t s7_2065">Subset </span><span id="t19_2065" class="t s7_2065">Feature Flag </span>
<span id="t1a_2065" class="t s8_2065">CVTSI2SS </span><span id="t1b_2065" class="t s8_2065">SSE1 </span><span id="t1c_2065" class="t s8_2065">CPUID Fn0000_0001_EDX[SSE] (bit 25) </span>
<span id="t1d_2065" class="t s8_2065">VCVTSI2SS </span><span id="t1e_2065" class="t s8_2065">AVX </span><span id="t1f_2065" class="t s8_2065">CPUID Fn0000_0001_ECX[AVX] (bit 28) </span>
<span id="t1g_2065" class="t s9_2065">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
