// Seed: 4183437004
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri id_4,
    input wire id_5
);
  uwire [-1 'b0 : 1] id_7 = -1 || id_2 == 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd62,
    parameter id_7 = 32'd7
) (
    output tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wand id_3,
    input supply0 _id_4,
    input wor id_5,
    output wand id_6,
    input supply0 _id_7,
    output wand id_8
);
  wire [1  ==  id_7 : id_4] id_10;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_1,
      id_6,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
