{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512845812853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512845812869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 09 15:56:52 2017 " "Processing started: Sat Dec 09 15:56:52 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512845812869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512845812869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512845812869 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1512845813989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dp.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dp-rtl2 " "Found design unit 1: dp-rtl2" {  } { { "dp.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/dp.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815410 ""} { "Info" "ISGN_ENTITY_NAME" "1 dp " "Found entity 1: dp" {  } { { "dp.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/dp.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845815410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ctrl.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl-fsm " "Found design unit 1: ctrl-fsm" {  } { { "ctrl.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/ctrl.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815426 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "ctrl.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/ctrl.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845815426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador-struc " "Found design unit 1: Processador-struc" {  } { { "cpu.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/cpu.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815442 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "cpu.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/cpu.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845815442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 acc-bhv " "Found design unit 1: acc-bhv" {  } { { "acc.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/acc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815473 ""} { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/acc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845815473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-bhv " "Found design unit 1: rf-bhv" {  } { { "rf.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/rf.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815489 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/rf.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845815489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "alu.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815489 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845815489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_4bits-hardware " "Found design unit 1: registrador_4bits-hardware" {  } { { "Registrador_4bits.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/Registrador_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815504 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador_4bits " "Found entity 1: Registrador_4bits" {  } { { "Registrador_4bits.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/Registrador_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845815504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_4bits-hardware " "Found design unit 1: somador_4bits-hardware" {  } { { "somador_4bits.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/somador_4bits.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815520 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_4bits " "Found entity 1: somador_4bits" {  } { { "somador_4bits.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/somador_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845815520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-hardware " "Found design unit 1: FA-hardware" {  } { { "FA.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/FA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815535 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "FA.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/FA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845815535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_LR-hardware " "Found design unit 1: register_LR-hardware" {  } { { "register_LR.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/register_LR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815551 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_LR " "Found entity 1: register_LR" {  } { { "register_LR.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/register_LR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845815551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flip_flop_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop_D-hardware " "Found design unit 1: flip_flop_D-hardware" {  } { { "flip_flop_D.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/flip_flop_D.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815582 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop_D " "Found entity 1: flip_flop_D" {  } { { "flip_flop_D.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/flip_flop_D.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845815582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_to_outs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_to_outs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conv_to_Outs-hardware " "Found design unit 1: Conv_to_Outs-hardware" {  } { { "Conv_to_Outs.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/Conv_to_Outs.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815598 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conv_to_Outs " "Found entity 1: Conv_to_Outs" {  } { { "Conv_to_Outs.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/Conv_to_Outs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845815598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_op_to_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_op_to_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Conv_Op_to_Display-hardware " "Found design unit 1: Conv_Op_to_Display-hardware" {  } { { "Conv_Op_to_Display.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/Conv_Op_to_Display.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815645 ""} { "Info" "ISGN_ENTITY_NAME" "1 Conv_Op_to_Display " "Found entity 1: Conv_Op_to_Display" {  } { { "Conv_Op_to_Display.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/Conv_Op_to_Display.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512845815645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512845815645 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512845815770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:controller " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:controller\"" {  } { { "cpu.vhdl" "controller" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/cpu.vhdl" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512845815817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp dp:datapath " "Elaborating entity \"dp\" for hierarchy \"dp:datapath\"" {  } { { "cpu.vhdl" "datapath" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/cpu.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512845815832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu dp:datapath\|alu:ALU_use " "Elaborating entity \"alu\" for hierarchy \"dp:datapath\|alu:ALU_use\"" {  } { { "dp.vhdl" "ALU_use" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/dp.vhdl" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512845815832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cout alu.vhd(29) " "Verilog HDL or VHDL warning at alu.vhd(29): object \"cout\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/alu.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512845815848 "|Processador|dp:datapath|alu:ALU_use"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_4bits dp:datapath\|alu:ALU_use\|somador_4bits:soma " "Elaborating entity \"somador_4bits\" for hierarchy \"dp:datapath\|alu:ALU_use\|somador_4bits:soma\"" {  } { { "alu.vhd" "soma" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/alu.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512845815848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA dp:datapath\|alu:ALU_use\|somador_4bits:soma\|FA:FA_0 " "Elaborating entity \"FA\" for hierarchy \"dp:datapath\|alu:ALU_use\|somador_4bits:soma\|FA:FA_0\"" {  } { { "somador_4bits.vhd" "FA_0" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/somador_4bits.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512845815848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc dp:datapath\|acc:ACC_use " "Elaborating entity \"acc\" for hierarchy \"dp:datapath\|acc:ACC_use\"" {  } { { "dp.vhdl" "ACC_use" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/dp.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512845815895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf dp:datapath\|rf:RF_use " "Elaborating entity \"rf\" for hierarchy \"dp:datapath\|rf:RF_use\"" {  } { { "dp.vhdl" "RF_use" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/dp.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512845815895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv_to_Outs Conv_to_Outs:Conversor_Number " "Elaborating entity \"Conv_to_Outs\" for hierarchy \"Conv_to_Outs:Conversor_Number\"" {  } { { "cpu.vhdl" "Conversor_Number" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/cpu.vhdl" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512845815910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv_Op_to_Display Conv_Op_to_Display:Conversor_Op " "Elaborating entity \"Conv_Op_to_Display\" for hierarchy \"Conv_Op_to_Display:Conversor_Op\"" {  } { { "cpu.vhdl" "Conversor_Op" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/cpu.vhdl" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512845815910 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q1\[0\] VCC " "Pin \"Q1\[0\]\" is stuck at VCC" {  } { { "cpu.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/cpu.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512845817455 "|Processador|Q1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1\[4\] GND " "Pin \"Q1\[4\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/cpu.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512845817455 "|Processador|Q1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q1\[5\] GND " "Pin \"Q1\[5\]\" is stuck at GND" {  } { { "cpu.vhdl" "" { Text "C:/Users/Higor Felype/Google Drive/ECT/2017.2/Circuitos/Unid 3/Processador/Meu Projeto/cpu.vhdl" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512845817455 "|Processador|Q1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512845817455 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512845817735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512845818407 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512845818407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512845818594 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512845818594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512845818594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512845818594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512845818672 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 09 15:56:58 2017 " "Processing ended: Sat Dec 09 15:56:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512845818672 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512845818672 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512845818672 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512845818672 ""}
