<!-- ARMv7-M core peripherals 
Based on ARMv7-M Architecture Reference Manual (ID021910 rev v3) and (ID100710)

Version 1.16
Bug report: http://sourceforge.net/p/embsysregview/patches/
Author: Brutte
-->
	<registergroup name="ITM" description="Instrumentation Trace Macrocell: 0xE000 0000 - 0xE000 0FFF">
			<register name="STIM0" description="Stimulus Port #0" address="0xE0000000" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM1" description="Stimulus Port #1" address="0xE0000004" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM2" description="Stimulus Port #2" address="0xE0000008" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM3" description="Stimulus Port #3" address="0xE000000C" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM4" description="Stimulus Port #4" address="0xE0000010" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM5" description="Stimulus Port #5" address="0xE0000014" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM6" description="Stimulus Port #6" address="0xE0000018" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM7" description="Stimulus Port #7" address="0xE000001C" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM8" description="Stimulus Port #8" address="0xE0000020" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM9" description="Stimulus Port #9" address="0xE0000024" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM10" description="Stimulus Port #10" address="0xE0000028" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM11" description="Stimulus Port #11" address="0xE000002C" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM12" description="Stimulus Port #12" address="0xE0000030" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM13" description="Stimulus Port #13" address="0xE0000034" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM14" description="Stimulus Port #14" address="0xE0000038" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM15" description="Stimulus Port #15" address="0xE000003C" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM16" description="Stimulus Port #16" address="0xE0000040" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM17" description="Stimulus Port #17" address="0xE0000044" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM18" description="Stimulus Port #18" address="0xE0000048" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM19" description="Stimulus Port #19" address="0xE000004C" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM20" description="Stimulus Port #20" address="0xE0000050" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM21" description="Stimulus Port #21" address="0xE0000054" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM22" description="Stimulus Port #22" address="0xE0000058" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM23" description="Stimulus Port #23" address="0xE000005C" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM24" description="Stimulus Port #24" address="0xE0000060" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM25" description="Stimulus Port #25" address="0xE0000064" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM26" description="Stimulus Port #26" address="0xE0000068" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM27" description="Stimulus Port #27" address="0xE000006C" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM28" description="Stimulus Port #28" address="0xE0000070" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM29" description="Stimulus Port #29" address="0xE0000074" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM30" description="Stimulus Port #30" address="0xE0000078" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="STIM31" description="Stimulus Port #31" address="0xE000007C" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="STIMULUS" description="Data write to the Stimulus Port FIFO">
				</field>
				<field bitoffset="0" bitlength="1" name="FIFOREADY" description="Data write to the Stimulus Port FIFO">
					<interpretation key="0x0" text="Full"/>
					<interpretation key="0x1" text="Can accept at least one word"/>
				</field>
			</register>
			<register name="TER0" description="Trace Enable ports #0 to #31 Register" address="0xE0000E00" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="1" name="STIMENA0" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="1" bitlength="1" name="STIMENA1" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="2" bitlength="1" name="STIMENA2" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="3" bitlength="1" name="STIMENA3" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="4" bitlength="1" name="STIMENA4" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="5" bitlength="1" name="STIMENA5" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="6" bitlength="1" name="STIMENA6" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="7" bitlength="1" name="STIMENA7" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="8" bitlength="1" name="STIMENA8" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="9" bitlength="1" name="STIMENA9" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="10" bitlength="1" name="STIMENA10" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="11" bitlength="1" name="STIMENA11" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="12" bitlength="1" name="STIMENA12" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="13" bitlength="1" name="STIMENA13" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="14" bitlength="1" name="STIMENA14" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="15" bitlength="1" name="STIMENA15" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="16" bitlength="1" name="STIMENA16" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="17" bitlength="1" name="STIMENA17" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="18" bitlength="1" name="STIMENA18" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="19" bitlength="1" name="STIMENA19" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="20" bitlength="1" name="STIMENA20" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="21" bitlength="1" name="STIMENA21" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="22" bitlength="1" name="STIMENA22" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="23" bitlength="1" name="STIMENA23" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="24" bitlength="1" name="STIMENA24" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="25" bitlength="1" name="STIMENA25" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="26" bitlength="1" name="STIMENA26" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="27" bitlength="1" name="STIMENA27" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="28" bitlength="1" name="STIMENA28" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="29" bitlength="1" name="STIMENA29" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="30" bitlength="1" name="STIMENA30" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="31" bitlength="1" name="STIMENA31" description="Enables stimulus ports">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
			</register>
			<register name="TPR" description="Trace Privilege Register" address="0xE0000E40" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="0" bitlength="1" name="PRIVMASK0" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="1" bitlength="1" name="PRIVMASK1" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="2" bitlength="1" name="PRIVMASK2" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="3" bitlength="1" name="PRIVMASK3" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="4" bitlength="1" name="PRIVMASK4" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="5" bitlength="1" name="PRIVMASK5" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="6" bitlength="1" name="PRIVMASK6" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="7" bitlength="1" name="PRIVMASK7" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="8" bitlength="1" name="PRIVMASK8" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="9" bitlength="1" name="PRIVMASK9" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="10" bitlength="1" name="PRIVMASK10" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="11" bitlength="1" name="PRIVMASK11" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="12" bitlength="1" name="PRIVMASK12" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="13" bitlength="1" name="PRIVMASK13" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="14" bitlength="1" name="PRIVMASK14" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="15" bitlength="1" name="PRIVMASK15" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="16" bitlength="1" name="PRIVMASK16" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="17" bitlength="1" name="PRIVMASK17" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="18" bitlength="1" name="PRIVMASK18" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="19" bitlength="1" name="PRIVMASK19" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="20" bitlength="1" name="PRIVMASK20" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="21" bitlength="1" name="PRIVMASK21" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="22" bitlength="1" name="PRIVMASK22" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="23" bitlength="1" name="PRIVMASK23" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="24" bitlength="1" name="PRIVMASK24" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="25" bitlength="1" name="PRIVMASK25" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="26" bitlength="1" name="PRIVMASK26" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="27" bitlength="1" name="PRIVMASK27" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="28" bitlength="1" name="PRIVMASK28" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="29" bitlength="1" name="PRIVMASK29" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="30" bitlength="1" name="PRIVMASK30" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
				<field bitoffset="31" bitlength="1" name="PRIVMASK31" description="Bit mask to enable unprivileged (User) access to ITM stimulus ports">
					<interpretation key="0x0" text="User access allowed to stimulus ports"/>
					<interpretation key="0x1" text="Privileged access only to stimulus ports"/>
				</field>
			</register>
			<register name="TCR" description="Trace Control Register" address="0xE0000E80" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="23" bitlength="1" name="BUSY" description="Set when ITM events present and being drained">
					<interpretation key="0x0" text="ITM Idle"/>
					<interpretation key="0x1" text="ITM Busy"/>
				</field>
				<field bitoffset="16" bitlength="7" name="TraceBusID" description="Optional identifier for multi-source trace stream formatting">
				</field>
				<field bitoffset="8" bitlength="2" name="TSPrescale" description="Timestamp prescaler">
					<interpretation key="0x0" text="No prescaling"/>
					<interpretation key="0x1" text="Divide by  4"/>
					<interpretation key="0x2" text="divide by 16"/>
					<interpretation key="0x3" text="divide by 64"/>
				</field>
				<field bitoffset="4" bitlength="1" name="SWOENA" description="Enables asynchronous-specific usage model for timestamps">
					<interpretation key="0x0" text="Mode disabled. Uses system clock from the core"/>
					<interpretation key="0x1" text="Uses lineout (data related) clock from TPIU interface"/>
				</field>
				<field bitoffset="3" bitlength="1" name="TXENA" description="Enable hardware event packet emission from the DWT">
					<interpretation key="0x0" text="Disable"/>
					<interpretation key="0x1" text="Enable"/>
				</field>
				<field bitoffset="2" bitlength="1" name="SYNCENA" description="Enable synchronization packet transmission for a synchronous TPIU">
					<interpretation key="0x0" text="Disable"/>
					<interpretation key="0x1" text="Enable"/>
				</field>
				<field bitoffset="1" bitlength="1" name="TSENA" description="Enable differential timestamps">
					<interpretation key="0x0" text="Disable"/>
					<interpretation key="0x1" text="Enable"/>
				</field>
				<field bitoffset="0" bitlength="1" name="ITMENA" description="Enable ITM">
					<interpretation key="0x0" text="Disable"/>
					<interpretation key="0x1" text="Enable"/>
				</field>
			</register>
		</registergroup>

	<registergroup name="DWT" description="Data Watchpoint and Trace: 0xE000 1000 - 0xE000 1FFF">
			<register name="CTRL" description="Control Register" address="0xE0001000" access="rw" size="4">
				<field bitoffset="28" bitlength="4" name="NUMCOMP" description="Number of comparators implemented">
				</field>
				<field bitoffset="27" bitlength="1" name="NOTRCPKT" description="Shows whether the implementation supports trace sampling and exception tracing">
					<interpretation key="0x0" text="Trace sampling and exception tracing supported"/>
					<interpretation key="0x1" text="Trace sampling and exception tracing not supported"/>				
				</field>
				<field bitoffset="26" bitlength="1" name="NOEXTTRIG" description="Shows whether the implementation includes external match signals">
					<interpretation key="0x0" text="CMPMATCH[N] supported"/>
					<interpretation key="0x1" text="CMPMATCH[N] not supported"/>				
				</field>
				<field bitoffset="25" bitlength="1" name="NOCYCCNT" description="Shows whether the implementation supports a cycle counter">
					<interpretation key="0x0" text="Cycle counter supported"/>
					<interpretation key="0x1" text="Cycle counter not supported"/>				
				</field>
				<field bitoffset="24" bitlength="1" name="NOPRFCNT" description="Shows whether the implementation supports the profiling counters">
					<interpretation key="0x0" text="Supported"/>
					<interpretation key="0x1" text="Not supported"/>				
				</field>
				<field bitoffset="22" bitlength="1" name="CYCEVTENA" description="Enables POSTCNT underflow Event counter packets generation">
					<interpretation key="0x0" text="No POSTCNT underflow packets generated"/>
					<interpretation key="0x1" text="POSTCNT underflow packets generated, if PCSAMPLENA set to 0"/>				
				</field>
				<field bitoffset="21" bitlength="1" name="FOLDEVTENA" description="Enables generation of the Folded-instruction counter overflow event">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>				
				</field>
				<field bitoffset="20" bitlength="1" name="LSUEVTENA" description="Enables generation of the LSU counter overflow event">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>				
				</field>
				<field bitoffset="19" bitlength="1" name="SLEEPEVTENA" description="Enables generation of the Sleep counter overflow event">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>				
				</field>
				<field bitoffset="18" bitlength="1" name="EXCEVTENA" description="Enables generation of the Exception overhead counter overflow event">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>				
				</field>
				<field bitoffset="17" bitlength="1" name="CPIEVTENA" description="Enables generation of the CPI counter overflow event">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>				
				</field>
				<field bitoffset="16" bitlength="1" name="EXCTRCENA" description="Enables generation of exception trace">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>				
				</field>
				<field bitoffset="12" bitlength="1" name="PCSAMPLENA" description="Enables use of POSTCNT counter as a timer for Periodic PC sample packet generation">
					<interpretation key="0x0" text="No Periodic PC sample packets generated"/>
					<interpretation key="0x1" text="Periodic PC sample packets generated"/>				
				</field>
				<field bitoffset="10" bitlength="2" name="SYNCTAP" description="Selects the position of the synchronization packet counter tap on the CYCCNT counter">
					<interpretation key="0x0" text="Disabled. No Synchronization packets"/>
					<interpretation key="0x1" text="Synchronization counter tap at CYCCNT[24]"/>				
					<interpretation key="0x2" text="Synchronization counter tap at CYCCNT[26]"/>				
					<interpretation key="0x3" text="Synchronization counter tap at CYCCNT[28]"/>				
				</field>
				<field bitoffset="9" bitlength="1" name="CYCTAP" description="Selects the position of the POSTCNT tap on the CYCCNT counter">
					<interpretation key="0x0" text="POSTCNT tap at CYCCNT[6]"/>
					<interpretation key="0x1" text="POSTCNT tap at CYCCNT[10]"/>				
				</field>		
				<field bitoffset="5" bitlength="4" name="POSTINIT" description="Initial value for the POSTCNT counter">
				</field>		
				<field bitoffset="1" bitlength="4" name="POSTPRESET" description="Reload value for the POSTCNT counter">
				</field>
				<field bitoffset="0" bitlength="1" name="CYCCNTENA" description="Enables CYCCNT">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>		
			
			</register>
			<register name="CYCCNT" description="Cycle Count Register" address="0xE0001004" access="rw" size="4">
			</register>
			<register name="CPICNT" description="CPI Count Register" address="0xE0001008" access="rw" size="4">
			</register>
			<register name="EXCCNT" description="Exception Overhead Count Register" address="0xE000100C" access="rw" size="4">
			</register>
			<register name="SLEEPCNT" description="Sleep Count Register" address="0xE0001010" access="rw" size="4">
			</register>
			<register name="LSUCNT" description="LSU Count Register" address="0xE0001014" access="rw" size="4">
			</register>
			<register name="FOLDCNT" description="Folded-instruction Count Register" address="0xE0001018" access="rw" size="4">
			</register>
			<register name="PCSR" description="Program Counter Sample Register" address="0xE000101C" access="r" size="4">
				<field bitoffset="0" bitlength="32" name="EIASAMPLE" description="Executed Instruction Address sample value">
					<interpretation key="0xFFFFFFFF" text="Processor is in Debug state"/>
				</field>
			</register>			

<!-- Comparator 0-->
			<register name="COMP0" description="Comparator Register" address="0xE0001020" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="COMP" description="Reference value for comparison">
				</field>
			</register>
			<register name="MASK0" description="Comparator Mask Register" address="0xE0001024" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="MASK" description="The size of the ignore mask, 0-31 bits, applied to address range matching">
				</field>
			</register>
			<register name="FUNCTION0" description="Comparator Function Register" address="0xE0001028" access="rw" size="4">
				<field bitoffset="24" bitlength="1" name="MATCHED" description="A value of 1 indicates that the operation defined by the FUNCTION field occurred since the last read of the register">
					<interpretation key="0x0" text="No match"/>
					<interpretation key="0x1" text="Match"/>
				</field>
				<field bitoffset="16" bitlength="4" name="DATAVADDR1" description="When the DATAVMATCH and LNK1ENA bits are both 1, this field can hold the comparator number of a second comparator to use for linked address comparison">
				</field>
				<field bitoffset="12" bitlength="4" name="DATAVADDR0" description="When the DATAVMATCH bit is set to 1 this field can hold the comparator number of a comparator to use for linked address comparison">
				</field>
				<field bitoffset="10" bitlength="2" name="DATAVSIZE" description="For data value matching, specifies the size of the required data comparison">
					<interpretation key="0x0" text="Byte"/>
					<interpretation key="0x1" text="Halfword"/>
					<interpretation key="0x2" text="Word"/>
				</field>			
				<field bitoffset="9" bitlength="1" name="LNK1ENA" description="Indicates whether the implementation supports use of a second linked comparator">
					<interpretation key="0x0" text="Second linked comparator not supported"/>
					<interpretation key="0x1" text="Second linked comparator supported"/>
				</field>
				<field bitoffset="8" bitlength="1" name="DATAVMATCH" description="Enables data value comparison, if supported">
					<interpretation key="0x0" text="Perform address comparison"/>
					<interpretation key="0x1" text="Perform data value comparison"/>
				</field>
				<field bitoffset="7" bitlength="1" name="CYCMATCH" description="If the implementation supports cycle counting, enable cycle count comparison for comparator 0">
					<interpretation key="0x0" text="No comparison is performed"/>
					<interpretation key="0x1" text="Compare DWT_COMP0 with the cycle counter, DWT_CYCCNT"/>
				</field>
				<field bitoffset="5" bitlength="1" name="EMITRANGE" description="If the implementation supports trace sampling, enables generation of Data trace address offset packets, that hold Daddr[15:0]">
					<interpretation key="0x0" text="Data trace address offset packets disabled"/>
					<interpretation key="0x1" text="Enable Data trace address offset packet generation"/>
				</field>				
				<field bitoffset="0" bitlength="4" name="FUNCTION" description="Selects action taken on comparator match">
				</field>

	<!-- FINTERP field allows easy interpretation of what is going on in DWT function. 
	It is assumed that bit 4 and 6 of FUNCTION are both 0.
	-->
				<field bitoffset="0" bitlength="9" name="finterp" description="Interpretation of DATAVMATCH+CYCMATCH+EMITRANGE+FUNCTION fields">
	<!-- If   (DATAVMATCH == 0) && (CYCMATCH == 0) && (EMITRANGE == 0)  mask [0x000]-->
						<interpretation key="0x000" text="Comparator disabled, or part of a LinkAddr comparison"/>
					<interpretation key="0x001" text="Daddr: Generate Data trace PC value packet"/>
					<interpretation key="0x002" text="Daddr: Generate Data trace data value packet"/>
					<interpretation key="0x003" text="Daddr: Generate Data trace PC value and data value packets"/>
						<interpretation key="0x004" text="Iaddr: Generate PC watchpoint debug event"/>
						<interpretation key="0x005" text="Daddr: Generate RO watchpoint debug event"/>					
						<interpretation key="0x006" text="Daddr: Generate WO watchpoint debug event"/>
						<interpretation key="0x007" text="Daddr: Generate RW watchpoint debug event"/>
						<interpretation key="0x008" text="Iaddr: Generate CMPMATCH[N] event"/>
						<interpretation key="0x009" text="Daddr: Generate RO CMPMATCH[N] event"/>
						<interpretation key="0x00A" text="Daddr: Generate WO CMPMATCH[N] event"/>
						<interpretation key="0x00B" text="Daddr: Generate RW CMPMATCH[N] event"/>
					<interpretation key="0x00C" text="Daddr: Generate RO Data trace data value packet"/>
					<interpretation key="0x00D" text="Daddr: Generate WO Data trace data value packet"/>
					<interpretation key="0x00E" text="Daddr: Generate RO Data trace PC value and data value packets"/>
					<interpretation key="0x00F" text="Daddr: Generate WO Data trace PC value and data value packets"/>

	<!-- If   (DATAVMATCH == 0) && (CYCMATCH == 0) && (EMITRANGE == 1)  mask [0x020]-->
						<interpretation key="0x020" text="Comparator disabled, or part of a LinkAddr comparison"/>
					<interpretation key="0x021" text="Daddr: Generate Data trace address offset packet"/>
					<interpretation key="0x022" text="Daddr: Generate Data trace address offset and data value packets"/>
					<interpretation key="0x023" text="Daddr: Generate Data trace address offset and data value packets"/>
						<interpretation key="0x024" text="Iaddr: Generate PC watchpoint debug event"/>
						<interpretation key="0x025" text="Daddr: Generate RO watchpoint debug event"/>					
						<interpretation key="0x026" text="Daddr: Generate WO watchpoint debug event"/>
						<interpretation key="0x027" text="Daddr: Generate RW watchpoint debug event"/>
						<interpretation key="0x028" text="Iaddr: Generate CMPMATCH[N] event"/>
						<interpretation key="0x029" text="Daddr: Generate RO CMPMATCH[N] event"/>
						<interpretation key="0x02A" text="Daddr: Generate WO CMPMATCH[N] event"/>
						<interpretation key="0x02B" text="Daddr: Generate RW CMPMATCH[N] event"/>
					<interpretation key="0x02C" text="Daddr: Generate RO Data trace address offset packet"/>
					<interpretation key="0x02D" text="Daddr: Generate WO Data trace address offset packet"/>
					<interpretation key="0x02E" text="Daddr: Generate RO Generate Data trace address offset and data value packets"/>
					<interpretation key="0x02F" text="Daddr: Generate WO Generate Data trace address offset and data value packets"/>

	<!-- If   (DATAVMATCH == 0) && (CYCMATCH == 1) && (EMITRANGE == 0)  mask [0x080]-->
						<interpretation key="0x080" text="CYCmatch: Comparator disabled"/>
						<interpretation key="0x081" text="CYCmatch: Generate Data trace PC value packet"/>
						<interpretation key="0x084" text="CYCmatch: Generate watchpoint debug event"/>
						<interpretation key="0x088" text="CYCmatch: Generate CMPMATCH[N] event"/>

	<!-- If   (DATAVMATCH == 1) && (CYCMATCH == 0) && (EMITRANGE == 0)  mask [0x100]-->
						<interpretation key="0x100" text="Dval: Disabled"/>
						<interpretation key="0x105" text="Dval: Generate RO watchpoint debug event"/>
						<interpretation key="0x106" text="Dval: Generate WO watchpoint debug event"/>
						<interpretation key="0x107" text="Dval: Generate RW watchpoint debug event"/>
						<interpretation key="0x109" text="Dval: Generate RO CMPMATCH[N] event"/>
						<interpretation key="0x10A" text="Dval: Generate WO CMPMATCH[N] event"/>
						<interpretation key="0x10B" text="Dval: Generate RW CMPMATCH[N] event"/>
				</field>
			</register>
<!-- Comparator 1-->
			<register name="COMP1" description="Comparator Register" address="0xE0001030" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="COMP" description="Reference value for comparison">
				</field>
			</register>
			<register name="MASK1" description="Comparator Mask Register" address="0xE0001034" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="MASK" description="The size of the ignore mask, 0-31 bits, applied to address range matching">
				</field>
			</register>
			<register name="FUNCTION1" description="Comparator Function Register" address="0xE0001038" access="rw" size="4">
				<field bitoffset="24" bitlength="1" name="MATCHED" description="A value of 1 indicates that the operation defined by the FUNCTION field occurred since the last read of the register">
					<interpretation key="0x0" text="No match"/>
					<interpretation key="0x1" text="Match"/>
				</field>
				<field bitoffset="16" bitlength="4" name="DATAVADDR1" description="When the DATAVMATCH and LNK1ENA bits are both 1, this field can hold the comparator number of a second comparator to use for linked address comparison">
				</field>
				<field bitoffset="12" bitlength="4" name="DATAVADDR0" description="When the DATAVMATCH bit is set to 1 this field can hold the comparator number of a comparator to use for linked address comparison">
				</field>
				<field bitoffset="10" bitlength="2" name="DATAVSIZE" description="For data value matching, specifies the size of the required data comparison">
					<interpretation key="0x0" text="Byte"/>
					<interpretation key="0x1" text="Halfword"/>
					<interpretation key="0x2" text="Word"/>
				</field>			
				<field bitoffset="9" bitlength="1" name="LNK1ENA" description="Indicates whether the implementation supports use of a second linked comparator">
					<interpretation key="0x0" text="Second linked comparator not supported"/>
					<interpretation key="0x1" text="Second linked comparator supported"/>
				</field>
				
				<field bitoffset="8" bitlength="1" name="DATAVMATCH" description="Enables data value comparison, if supported">
					<interpretation key="0x0" text="Perform address comparison"/>
					<interpretation key="0x1" text="Perform data value comparison"/>
				</field>
				<field bitoffset="5" bitlength="1" name="EMITRANGE" description="If the implementation supports trace sampling, enables generation of Data trace address offset packets, that hold Daddr[15:0]">
					<interpretation key="0x0" text="Data trace address offset packets disabled"/>
					<interpretation key="0x1" text="Enable Data trace address offset packet generation"/>
				</field>				
				<field bitoffset="0" bitlength="4" name="FUNCTION" description="Selects action taken on comparator match">
				</field>

	<!-- FINTERP field allows easy interpretation of what is going on in DWT function. 
	It is assumed that bit 4 , 6 and 7 of FUNCTION are all 0.
	-->
				<field bitoffset="0" bitlength="9" name="finterp" description="Interpretation of DATAVMATCH+EMITRANGE+FUNCTION fields">

	<!-- If   (DATAVMATCH == 0) && (EMITRANGE == 0)  mask [0x000]-->
						<interpretation key="0x000" text="Comparator disabled, or part of a LinkAddr comparison"/>
					<interpretation key="0x001" text="Daddr: Generate Data trace PC value packet"/>
					<interpretation key="0x002" text="Daddr: Generate Data trace data value packet"/>
					<interpretation key="0x003" text="Daddr: Generate Data trace PC value and data value packets"/>
						<interpretation key="0x004" text="Iaddr: Generate PC watchpoint debug event"/>
						<interpretation key="0x005" text="Daddr: Generate RO watchpoint debug event"/>					
						<interpretation key="0x006" text="Daddr: Generate WO watchpoint debug event"/>
						<interpretation key="0x007" text="Daddr: Generate RW watchpoint debug event"/>
						<interpretation key="0x008" text="Iaddr: Generate CMPMATCH[N] event"/>
						<interpretation key="0x009" text="Daddr: Generate RO CMPMATCH[N] event"/>
						<interpretation key="0x00A" text="Daddr: Generate WO CMPMATCH[N] event"/>
						<interpretation key="0x00B" text="Daddr: Generate RW CMPMATCH[N] event"/>
					<interpretation key="0x00C" text="Daddr: Generate RO Data trace data value packet"/>
					<interpretation key="0x00D" text="Daddr: Generate WO Data trace data value packet"/>
					<interpretation key="0x00E" text="Daddr: Generate RO Data trace PC value and data value packets"/>
					<interpretation key="0x00F" text="Daddr: Generate WO Data trace PC value and data value packets"/>

	<!-- If   (DATAVMATCH == 0) && (EMITRANGE == 1)  mask [0x020]-->
						<interpretation key="0x020" text="Comparator disabled, or part of a LinkAddr comparison"/>
					<interpretation key="0x021" text="Daddr: Generate Data trace address offset packet"/>
					<interpretation key="0x022" text="Daddr: Generate Data trace address offset and data value packets"/>
					<interpretation key="0x023" text="Daddr: Generate Data trace address offset and data value packets"/>
						<interpretation key="0x024" text="Iaddr: Generate PC watchpoint debug event"/>
						<interpretation key="0x025" text="Daddr: Generate RO watchpoint debug event"/>					
						<interpretation key="0x026" text="Daddr: Generate WO watchpoint debug event"/>
						<interpretation key="0x027" text="Daddr: Generate RW watchpoint debug event"/>
						<interpretation key="0x028" text="Iaddr: Generate CMPMATCH[N] event"/>
						<interpretation key="0x029" text="Daddr: Generate RO CMPMATCH[N] event"/>
						<interpretation key="0x02A" text="Daddr: Generate WO CMPMATCH[N] event"/>
						<interpretation key="0x02B" text="Daddr: Generate RW CMPMATCH[N] event"/>
					<interpretation key="0x02C" text="Daddr: Generate RO Data trace address offset packet"/>
					<interpretation key="0x02D" text="Daddr: Generate WO Data trace address offset packet"/>
					<interpretation key="0x02E" text="Daddr: Generate RO Generate Data trace address offset and data value packets"/>
					<interpretation key="0x02F" text="Daddr: Generate WO Generate Data trace address offset and data value packets"/>

	<!-- If   (DATAVMATCH == 1) && (EMITRANGE == 0)  mask [0x100]-->
						<interpretation key="0x100" text="Dval: Disabled"/>
						<interpretation key="0x105" text="Dval: Generate RO watchpoint debug event"/>
						<interpretation key="0x106" text="Dval: Generate WO watchpoint debug event"/>
						<interpretation key="0x107" text="Dval: Generate RW watchpoint debug event"/>
						<interpretation key="0x109" text="Dval: Generate RO CMPMATCH[N] event"/>
						<interpretation key="0x10A" text="Dval: Generate WO CMPMATCH[N] event"/>
						<interpretation key="0x10B" text="Dval: Generate RW CMPMATCH[N] event"/>
				</field>
			</register>
<!-- Comparator 2-->
			<register name="COMP2" description="Comparator Register" address="0xE0001040" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="COMP" description="Reference value for comparison">
				</field>
			</register>
			<register name="MASK2" description="Comparator Mask Register" address="0xE0001044" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="MASK" description="The size of the ignore mask, 0-31 bits, applied to address range matching">
				</field>
			</register>
			<register name="FUNCTION2" description="Comparator Function Register" address="0xE0001048" access="rw" size="4">
				<field bitoffset="24" bitlength="1" name="MATCHED" description="A value of 1 indicates that the operation defined by the FUNCTION field occurred since the last read of the register">
					<interpretation key="0x0" text="No match"/>
					<interpretation key="0x1" text="Match"/>
				</field>
				<field bitoffset="16" bitlength="4" name="DATAVADDR1" description="When the DATAVMATCH and LNK1ENA bits are both 1, this field can hold the comparator number of a second comparator to use for linked address comparison">
				</field>
				<field bitoffset="12" bitlength="4" name="DATAVADDR0" description="When the DATAVMATCH bit is set to 1 this field can hold the comparator number of a comparator to use for linked address comparison">
				</field>
				<field bitoffset="10" bitlength="2" name="DATAVSIZE" description="For data value matching, specifies the size of the required data comparison">
					<interpretation key="0x0" text="Byte"/>
					<interpretation key="0x1" text="Halfword"/>
					<interpretation key="0x2" text="Word"/>
				</field>			
				<field bitoffset="9" bitlength="1" name="LNK1ENA" description="Indicates whether the implementation supports use of a second linked comparator">
					<interpretation key="0x0" text="Second linked comparator not supported"/>
					<interpretation key="0x1" text="Second linked comparator supported"/>
				</field>
				
				<field bitoffset="8" bitlength="1" name="DATAVMATCH" description="Enables data value comparison, if supported">
					<interpretation key="0x0" text="Perform address comparison"/>
					<interpretation key="0x1" text="Perform data value comparison"/>
				</field>
				<field bitoffset="5" bitlength="1" name="EMITRANGE" description="If the implementation supports trace sampling, enables generation of Data trace address offset packets, that hold Daddr[15:0]">
					<interpretation key="0x0" text="Data trace address offset packets disabled"/>
					<interpretation key="0x1" text="Enable Data trace address offset packet generation"/>
				</field>				
				<field bitoffset="0" bitlength="4" name="FUNCTION" description="Selects action taken on comparator match">
				</field>

	<!-- FINTERP field allows easy interpretation of what is going on in DWT function. 
	It is assumed that bit 4 , 6 and 7 of FUNCTION are all 0.
	-->
				<field bitoffset="0" bitlength="9" name="finterp" description="Interpretation of DATAVMATCH+EMITRANGE+FUNCTION fields">

	<!-- If   (DATAVMATCH == 0) && (EMITRANGE == 0)  mask [0x000]-->
						<interpretation key="0x000" text="Comparator disabled, or part of a LinkAddr comparison"/>
					<interpretation key="0x001" text="Daddr: Generate Data trace PC value packet"/>
					<interpretation key="0x002" text="Daddr: Generate Data trace data value packet"/>
					<interpretation key="0x003" text="Daddr: Generate Data trace PC value and data value packets"/>
						<interpretation key="0x004" text="Iaddr: Generate PC watchpoint debug event"/>
						<interpretation key="0x005" text="Daddr: Generate RO watchpoint debug event"/>					
						<interpretation key="0x006" text="Daddr: Generate WO watchpoint debug event"/>
						<interpretation key="0x007" text="Daddr: Generate RW watchpoint debug event"/>
						<interpretation key="0x008" text="Iaddr: Generate CMPMATCH[N] event"/>
						<interpretation key="0x009" text="Daddr: Generate RO CMPMATCH[N] event"/>
						<interpretation key="0x00A" text="Daddr: Generate WO CMPMATCH[N] event"/>
						<interpretation key="0x00B" text="Daddr: Generate RW CMPMATCH[N] event"/>
					<interpretation key="0x00C" text="Daddr: Generate RO Data trace data value packet"/>
					<interpretation key="0x00D" text="Daddr: Generate WO Data trace data value packet"/>
					<interpretation key="0x00E" text="Daddr: Generate RO Data trace PC value and data value packets"/>
					<interpretation key="0x00F" text="Daddr: Generate WO Data trace PC value and data value packets"/>

	<!-- If   (DATAVMATCH == 0) && (EMITRANGE == 1)  mask [0x020]-->
						<interpretation key="0x020" text="Comparator disabled, or part of a LinkAddr comparison"/>
					<interpretation key="0x021" text="Daddr: Generate Data trace address offset packet"/>
					<interpretation key="0x022" text="Daddr: Generate Data trace address offset and data value packets"/>
					<interpretation key="0x023" text="Daddr: Generate Data trace address offset and data value packets"/>
						<interpretation key="0x024" text="Iaddr: Generate PC watchpoint debug event"/>
						<interpretation key="0x025" text="Daddr: Generate RO watchpoint debug event"/>					
						<interpretation key="0x026" text="Daddr: Generate WO watchpoint debug event"/>
						<interpretation key="0x027" text="Daddr: Generate RW watchpoint debug event"/>
						<interpretation key="0x028" text="Iaddr: Generate CMPMATCH[N] event"/>
						<interpretation key="0x029" text="Daddr: Generate RO CMPMATCH[N] event"/>
						<interpretation key="0x02A" text="Daddr: Generate WO CMPMATCH[N] event"/>
						<interpretation key="0x02B" text="Daddr: Generate RW CMPMATCH[N] event"/>
					<interpretation key="0x02C" text="Daddr: Generate RO Data trace address offset packet"/>
					<interpretation key="0x02D" text="Daddr: Generate WO Data trace address offset packet"/>
					<interpretation key="0x02E" text="Daddr: Generate RO Generate Data trace address offset and data value packets"/>
					<interpretation key="0x02F" text="Daddr: Generate WO Generate Data trace address offset and data value packets"/>

	<!-- If   (DATAVMATCH == 1) && (EMITRANGE == 0)  mask [0x100]-->
						<interpretation key="0x100" text="Dval: Disabled"/>
						<interpretation key="0x105" text="Dval: Generate RO watchpoint debug event"/>
						<interpretation key="0x106" text="Dval: Generate WO watchpoint debug event"/>
						<interpretation key="0x107" text="Dval: Generate RW watchpoint debug event"/>
						<interpretation key="0x109" text="Dval: Generate RO CMPMATCH[N] event"/>
						<interpretation key="0x10A" text="Dval: Generate WO CMPMATCH[N] event"/>
						<interpretation key="0x10B" text="Dval: Generate RW CMPMATCH[N] event"/>
				</field>
			</register>

<!-- Comparator 3-->

			<register name="COMP3" description="Comparator Register" address="0xE0001050" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="COMP" description="Reference value for comparison">
				</field>
			</register>
			<register name="MASK3" description="Comparator Mask Register" address="0xE0001054" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="MASK" description="The size of the ignore mask, 0-31 bits, applied to address range matching">
				</field>
			</register>
			<register name="FUNCTION3" description="Comparator Function Register" address="0xE0001058" access="rw" size="4">
				<field bitoffset="24" bitlength="1" name="MATCHED" description="A value of 1 indicates that the operation defined by the FUNCTION field occurred since the last read of the register">
					<interpretation key="0x0" text="No match"/>
					<interpretation key="0x1" text="Match"/>
				</field>
				<field bitoffset="16" bitlength="4" name="DATAVADDR1" description="When the DATAVMATCH and LNK1ENA bits are both 1, this field can hold the comparator number of a second comparator to use for linked address comparison">
				</field>
				<field bitoffset="12" bitlength="4" name="DATAVADDR0" description="When the DATAVMATCH bit is set to 1 this field can hold the comparator number of a comparator to use for linked address comparison">
				</field>
				<field bitoffset="10" bitlength="2" name="DATAVSIZE" description="For data value matching, specifies the size of the required data comparison">
					<interpretation key="0x0" text="Byte"/>
					<interpretation key="0x1" text="Halfword"/>
					<interpretation key="0x2" text="Word"/>
				</field>			
				<field bitoffset="9" bitlength="1" name="LNK1ENA" description="Indicates whether the implementation supports use of a second linked comparator">
					<interpretation key="0x0" text="Second linked comparator not supported"/>
					<interpretation key="0x1" text="Second linked comparator supported"/>
				</field>
				
				<field bitoffset="8" bitlength="1" name="DATAVMATCH" description="Enables data value comparison, if supported">
					<interpretation key="0x0" text="Perform address comparison"/>
					<interpretation key="0x1" text="Perform data value comparison"/>
				</field>
				<field bitoffset="5" bitlength="1" name="EMITRANGE" description="If the implementation supports trace sampling, enables generation of Data trace address offset packets, that hold Daddr[15:0]">
					<interpretation key="0x0" text="Data trace address offset packets disabled"/>
					<interpretation key="0x1" text="Enable Data trace address offset packet generation"/>
				</field>				
				<field bitoffset="0" bitlength="4" name="FUNCTION" description="Selects action taken on comparator match">
				</field>

	<!-- FINTERP field allows easy interpretation of what is going on in DWT function. 
	It is assumed that bit 4 , 6 and 7 of FUNCTION are all 0.
	-->
				<field bitoffset="0" bitlength="9" name="finterp" description="Interpretation of DATAVMATCH+EMITRANGE+FUNCTION fields">

	<!-- If   (DATAVMATCH == 0) && (EMITRANGE == 0)  mask [0x000]-->
						<interpretation key="0x000" text="Comparator disabled, or part of a LinkAddr comparison"/>
					<interpretation key="0x001" text="Daddr: Generate Data trace PC value packet"/>
					<interpretation key="0x002" text="Daddr: Generate Data trace data value packet"/>
					<interpretation key="0x003" text="Daddr: Generate Data trace PC value and data value packets"/>
						<interpretation key="0x004" text="Iaddr: Generate PC watchpoint debug event"/>
						<interpretation key="0x005" text="Daddr: Generate RO watchpoint debug event"/>					
						<interpretation key="0x006" text="Daddr: Generate WO watchpoint debug event"/>
						<interpretation key="0x007" text="Daddr: Generate RW watchpoint debug event"/>
						<interpretation key="0x008" text="Iaddr: Generate CMPMATCH[N] event"/>
						<interpretation key="0x009" text="Daddr: Generate RO CMPMATCH[N] event"/>
						<interpretation key="0x00A" text="Daddr: Generate WO CMPMATCH[N] event"/>
						<interpretation key="0x00B" text="Daddr: Generate RW CMPMATCH[N] event"/>
					<interpretation key="0x00C" text="Daddr: Generate RO Data trace data value packet"/>
					<interpretation key="0x00D" text="Daddr: Generate WO Data trace data value packet"/>
					<interpretation key="0x00E" text="Daddr: Generate RO Data trace PC value and data value packets"/>
					<interpretation key="0x00F" text="Daddr: Generate WO Data trace PC value and data value packets"/>

	<!-- If   (DATAVMATCH == 0) && (EMITRANGE == 1)  mask [0x020]-->
						<interpretation key="0x020" text="Comparator disabled, or part of a LinkAddr comparison"/>
					<interpretation key="0x021" text="Daddr: Generate Data trace address offset packet"/>
					<interpretation key="0x022" text="Daddr: Generate Data trace address offset and data value packets"/>
					<interpretation key="0x023" text="Daddr: Generate Data trace address offset and data value packets"/>
						<interpretation key="0x024" text="Iaddr: Generate PC watchpoint debug event"/>
						<interpretation key="0x025" text="Daddr: Generate RO watchpoint debug event"/>					
						<interpretation key="0x026" text="Daddr: Generate WO watchpoint debug event"/>
						<interpretation key="0x027" text="Daddr: Generate RW watchpoint debug event"/>
						<interpretation key="0x028" text="Iaddr: Generate CMPMATCH[N] event"/>
						<interpretation key="0x029" text="Daddr: Generate RO CMPMATCH[N] event"/>
						<interpretation key="0x02A" text="Daddr: Generate WO CMPMATCH[N] event"/>
						<interpretation key="0x02B" text="Daddr: Generate RW CMPMATCH[N] event"/>
					<interpretation key="0x02C" text="Daddr: Generate RO Data trace address offset packet"/>
					<interpretation key="0x02D" text="Daddr: Generate WO Data trace address offset packet"/>
					<interpretation key="0x02E" text="Daddr: Generate RO Generate Data trace address offset and data value packets"/>
					<interpretation key="0x02F" text="Daddr: Generate WO Generate Data trace address offset and data value packets"/>

	<!-- If   (DATAVMATCH == 1) && (EMITRANGE == 0)  mask [0x100]-->
						<interpretation key="0x100" text="Dval: Disabled"/>
						<interpretation key="0x105" text="Dval: Generate RO watchpoint debug event"/>
						<interpretation key="0x106" text="Dval: Generate WO watchpoint debug event"/>
						<interpretation key="0x107" text="Dval: Generate RW watchpoint debug event"/>
						<interpretation key="0x109" text="Dval: Generate RO CMPMATCH[N] event"/>
						<interpretation key="0x10A" text="Dval: Generate WO CMPMATCH[N] event"/>
						<interpretation key="0x10B" text="Dval: Generate RW CMPMATCH[N] event"/>
				</field>
			</register>




			<register name="LSR" description="Lock Status Register" address="0xE0001FB4" access="r" size="4">
			</register>			
		</registergroup>

	<registergroup name="FPB" description="Flash Patch and Breakpoint: 0xE000 2000 - 0xE000 2FFF">
			<register name="CTRL" description="Flash Patch Control Register" address="0xE0002000" access="rw" size="4">
				<field bitoffset="12" bitlength="3" name="NUM_CODE[6:4]" description="The most significant bits of NUM_CODE">
				</field>
				<field bitoffset="8" bitlength="4" name="NUM_LIT" description="The number of literal address comparators supported">
				</field>
				<field bitoffset="4" bitlength="4" name="NUM_CODE[3:0]" description="The least significant bits of NUM_CODE">
				</field>
				<field bitoffset="1" bitlength="1" name="KEY" description="RAZ. On any write to CTRL, the FPB unit ignores the write unless this bit is 1">
				</field>			
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Enable bit for the FPB">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
			</register>
			<register name="REMAP" description="Flash Patch Remap Register" address="0xE0002004" access="rw" size="4">
				<field bitoffset="29" bitlength="1" name="RMPSPT" description="Indicates whether the FPB unit supports flash patch remap">
					<interpretation key="0x0" text="Remapping not supported. The FPB only supports breakpoint functionality"/>
					<interpretation key="0x1" text="Hard-wired remap to SRAM region"/>
				</field>
				<field bitoffset="5" bitlength="24" name="REMAP" description="Holds bits [28:5] of the base address in SRAM to which the FPB remaps the address">
				</field>			
			</register>
			<register name="COMP0" description="Flash Patch Comparatpr Register" address="0xE0002008" access="rw" size="4">
				<field bitoffset="30" bitlength="2" name="REPLACE" description="Defines the behavior when the COMP address is matched">
					<interpretation key="0x0" text="Remap to remap address"/>
					<interpretation key="0x1" text="Breakpoint on lower halfword, upper is unaffected"/>
					<interpretation key="0x2" text="Breakpoint on upper halfword, lower is unaffected"/>
					<interpretation key="0x3" text="Breakpoint on both lower and upper halfwords"/>
				</field>
				<field bitoffset="2" bitlength="27" name="COMP" description="Bits [28:2] of the address to compare with addresses from the Code memory region">
				</field>
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Enable bit for this comparator">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>				
			</register>
			<register name="COMP1" description="Flash Patch Comparatpr Register" address="0xE000200C" access="rw" size="4">
				<field bitoffset="30" bitlength="2" name="REPLACE" description="Defines the behavior when the COMP address is matched">
					<interpretation key="0x0" text="Remap to remap address"/>
					<interpretation key="0x1" text="Breakpoint on lower halfword, upper is unaffected"/>
					<interpretation key="0x2" text="Breakpoint on upper halfword, lower is unaffected"/>
					<interpretation key="0x3" text="Breakpoint on both lower and upper halfwords"/>
				</field>
				<field bitoffset="2" bitlength="27" name="COMP" description="Bits [28:2] of the address to compare with addresses from the Code memory region">
				</field>
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Enable bit for this comparator">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>				
			</register>
			<register name="COMP2" description="Flash Patch Comparatpr Register" address="0xE0002010" access="rw" size="4">
				<field bitoffset="30" bitlength="2" name="REPLACE" description="Defines the behavior when the COMP address is matched">
					<interpretation key="0x0" text="Remap to remap address"/>
					<interpretation key="0x1" text="Breakpoint on lower halfword, upper is unaffected"/>
					<interpretation key="0x2" text="Breakpoint on upper halfword, lower is unaffected"/>
					<interpretation key="0x3" text="Breakpoint on both lower and upper halfwords"/>
				</field>
				<field bitoffset="2" bitlength="27" name="COMP" description="Bits [28:2] of the address to compare with addresses from the Code memory region">
				</field>
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Enable bit for this comparator">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>				
			</register>
			<register name="COMP3" description="Flash Patch Comparatpr Register" address="0xE0002014" access="rw" size="4">
				<field bitoffset="30" bitlength="2" name="REPLACE" description="Defines the behavior when the COMP address is matched">
					<interpretation key="0x0" text="Remap to remap address"/>
					<interpretation key="0x1" text="Breakpoint on lower halfword, upper is unaffected"/>
					<interpretation key="0x2" text="Breakpoint on upper halfword, lower is unaffected"/>
					<interpretation key="0x3" text="Breakpoint on both lower and upper halfwords"/>
				</field>
				<field bitoffset="2" bitlength="27" name="COMP" description="Bits [28:2] of the address to compare with addresses from the Code memory region">
				</field>
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Enable bit for this comparator">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>				
			</register>
			<register name="COMP4" description="Flash Patch Comparatpr Register" address="0xE0002018" access="rw" size="4">
				<field bitoffset="30" bitlength="2" name="REPLACE" description="Defines the behavior when the COMP address is matched">
					<interpretation key="0x0" text="Remap to remap address"/>
					<interpretation key="0x1" text="Breakpoint on lower halfword, upper is unaffected"/>
					<interpretation key="0x2" text="Breakpoint on upper halfword, lower is unaffected"/>
					<interpretation key="0x3" text="Breakpoint on both lower and upper halfwords"/>
				</field>
				<field bitoffset="2" bitlength="27" name="COMP" description="Bits [28:2] of the address to compare with addresses from the Code memory region">
				</field>
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Enable bit for this comparator">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>				
			</register>
			<register name="COMP5" description="Flash Patch Comparatpr Register" address="0xE000201C" access="rw" size="4">
				<field bitoffset="30" bitlength="2" name="REPLACE" description="Defines the behavior when the COMP address is matched">
					<interpretation key="0x0" text="Remap to remap address"/>
					<interpretation key="0x1" text="Breakpoint on lower halfword, upper is unaffected"/>
					<interpretation key="0x2" text="Breakpoint on upper halfword, lower is unaffected"/>
					<interpretation key="0x3" text="Breakpoint on both lower and upper halfwords"/>
				</field>
				<field bitoffset="2" bitlength="27" name="COMP" description="Bits [28:2] of the address to compare with addresses from the Code memory region">
				</field>
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Enable bit for this comparator">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>				
			</register>			
			<register name="COMP6" description="Flash Patch Comparatpr Register" address="0xE0002020" access="rw" size="4">
				<field bitoffset="30" bitlength="2" name="REPLACE" description="Defines the behavior when the COMP address is matched">
					<interpretation key="0x0" text="Remap to remap address"/>
					<interpretation key="0x1" text="Breakpoint on lower halfword, upper is unaffected"/>
					<interpretation key="0x2" text="Breakpoint on upper halfword, lower is unaffected"/>
					<interpretation key="0x3" text="Breakpoint on both lower and upper halfwords"/>
				</field>
				<field bitoffset="2" bitlength="27" name="COMP" description="Bits [28:2] of the address to compare with addresses from the Code memory region">
				</field>
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Enable bit for this comparator">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>				
			</register>			
			<register name="COMP7" description="Flash Patch Comparatpr Register" address="0xE0002024" access="rw" size="4">
				<field bitoffset="30" bitlength="2" name="REPLACE" description="Defines the behavior when the COMP address is matched">
					<interpretation key="0x0" text="Remap to remap address"/>
					<interpretation key="0x1" text="Breakpoint on lower halfword, upper is unaffected"/>
					<interpretation key="0x2" text="Breakpoint on upper halfword, lower is unaffected"/>
					<interpretation key="0x3" text="Breakpoint on both lower and upper halfwords"/>
				</field>
				<field bitoffset="2" bitlength="27" name="COMP" description="Bits [28:2] of the address to compare with addresses from the Code memory region">
				</field>
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Enable bit for this comparator">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>				
			</register>
							
			<register name="LSR" description="Lock Status Register" address="0xE0002FB4" access="r" size="4">
			</register>
		<!--  Todo
			<register name="IDSPACE" description="  " address="0xE0002FD0" access="r" size="4">
			</register>
		-->
		</registergroup>

		<registergroup name="SCB" description="System Control Block: 0xE000 ED00 - 0xE000 ED8F">
			<register name="ACTLR" description="Auxiliary Control Register" address="0xE000E008" access="rw" size="4">
				<field bitoffset="2" bitlength="1" name="DISFOLD" description="Disables folding of IT instructions">
					<interpretation key="0x1" text="Folding IT disabled"/>
					<interpretation key="0x0" text="Folding IT enabled"/>
				</field>
				<field bitoffset="1" bitlength="1" name="DISDEFWBUF" description="Disables write buffer use during default memory map accesses">
					<interpretation key="0x1" text="Buffering disabled"/>
					<interpretation key="0x0" text="Buffering enabled"/>
				</field>
				<field bitoffset="0" bitlength="1" name="DISMCYCINT" description="Disables interruption of multi-cycle instructions">
					<interpretation key="0x1" text="Interruption disabled"/>
					<interpretation key="0x0" text="Interruption enabled"/>
				</field>
			</register>
			<register name="CPUID" description="CPUID Base Register" address="0xE000ED00" access="r" size="4">
				<field bitoffset="24" bitlength="8" name="IMPLEMENTER" description="Implementer">
					<interpretation key="0x41" text="ARM"/>
				</field>
				<field bitoffset="20" bitlength="4" name="VARIANT" description="Indicates processor revision (r)">
				</field>
				<field bitoffset="16" bitlength="4" name="ARCHITECTURE" description="Reads as 0xF if CPUID scheme is in use">
					<interpretation key="0xF" text="Use of the CPUID scheme"/>
				</field>
				<field bitoffset="4" bitlength="12" name="PARTNO" description="Number of processor within family">
					<interpretation key="0xC23" text="ARMv7M version 0"/>
				</field>
				<field bitoffset="0" bitlength="4" name="REVISION" description="Patch release (p)">
				</field>
			</register>
			<register name="ICSR" description="Interrupt Control and State Register" address="0xE000ED04" access="rw" size="4">
				<field bitoffset="31" bitlength="1" name="NMIPENDSET" description="Setting this bit will activate an NMI">
					<interpretation key="0x0" text="NMI inctive"/>
					<interpretation key="0x1" text="NMI active"/>
				</field>
				<field bitoffset="28" bitlength="1" name="PENDSVSET" description="Set a pending PendSV interrupt">
					<interpretation key="0x0" text="PendSV not pending"/>
					<interpretation key="0x1" text="PendSV pending"/>
				</field>
				<field bitoffset="27" bitlength="1" name="PENDSVCLR" description="Clear a pending PendSV interrupt">
					<interpretation key="0x0" text="PendSV clear?"/>
					<interpretation key="0x1" text="PendSV set?"/>
				</field>				

				<field bitoffset="26" bitlength="1" name="PENDSTSET" description="Set a pending SysTick">
					<interpretation key="0x0" text="SysTick not pending"/>
					<interpretation key="0x1" text="SysTick pending"/>
				</field>
				<field bitoffset="25" bitlength="1" name="PENDSTCLR" description="Clear a pending SysTick">
					<interpretation key="0x0" text="SysTick clear?"/>
					<interpretation key="0x1" text="SysTick set?"/>
				</field>
			<!-- ISRPREEMPT and  PENDSTCLR are not part of System Control Block, but Debug Control Block (Core Debug) 
				<field bitoffset="23" bitlength="1" name="ISRPREEMPT" description="If set, a pending exception will be serviced on exit from the debug halt state">
					<interpretation key="0x0" text="No pending exception"/>
					<interpretation key="0x1" text="Pending exception will be serviced"/>
				</field>
				<field bitoffset="22" bitlength="1" name="ISRPENDING" description="Indicates if an external configurable (NVIC generated) interrupt is pending">
					<interpretation key="0x0" text="Not pending"/>
					<interpretation key="0x1" text="Pending"/>
				</field>
			-->
				<field bitoffset="12" bitlength="9" name="VECTPENDING" description="Indicates the exception number for the highest priority pending exception">
					<interpretation key="0x0" text="No pending exceptions"/>
					<interpretation key="0x1" text="1 exception number?"/>
					<interpretation key="0x2" text="2 exception number etc ?"/>
				</field>

				<field bitoffset="11" bitlength="1" name="RETTOBASE" description="In Handler mode indicates no active exceptions other than the exception shown by the IPSR">
					<interpretation key="0x0" text="More active exceptions"/>
					<interpretation key="0x1" text="No active exception other than this in IPSR"/>
				</field>

				<field bitoffset="0" bitlength="9" name="VECTACTIVE" description="Indicates the exception number for the highest priority pending exception. Same as IPSR[8:0]">
					<interpretation key="0x0" text="Thread Mode"/>
					<interpretation key="0x1" text="1 exception number?"/>
					<interpretation key="0x2" text="2 exception number etc ?"/>
				</field>
			</register>
			<register name="VTOR" description="Vector Table Offset Register" address="0xE000ED08" access="rw" size="4">
				<field bitoffset="29" bitlength="1" name="TBLBASE" description="Location of a vector table base">
					<interpretation key="0x0" text="Table base is in CODE, at 0x00000000"/>
					<interpretation key="0x1" text="Table base is in RAM, at 0x20000000"/>
				</field>
				<field bitoffset="7" bitlength="22" name="TBLOFF" description="Table offset address from the base address, 32-word aligned">
				</field>
			</register>
			<register name="AIRCR" description="Application Interrupt and Reset Control Register" address="0xE000ED0C" access="rw" size="4">
				<field bitoffset="16" bitlength="16" name="VECTKEY" description="Vector Key. 0x05FA must be written anytime this register is written. Reads as 0xFA05">
				</field>
				<field bitoffset="15" bitlength="1" name="ENDIANNESS" description="Endianness of data bus">
					<interpretation key="0x0" text="Little endian"/>
					<interpretation key="0x1" text="Big endian"/>
				</field>
				<field bitoffset="8" bitlength="3" name="PRIGROUP" description="Priority grouping position (binary point)">
					<interpretation key="0x0" text="No priority grouping"/>
					<interpretation key="0x1" text="1.7 mode ??"/>
				</field>
				<field bitoffset="2" bitlength="1" name="SYSRESETREQ" description="Causes a signal to be asserted to the external system">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Request system reset"/>
				</field>
				<field bitoffset="1" bitlength="1" name="VECTCLRACTIVE" description="Clears all active state information for fixed and configurable exceptions">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Clear active state information"/>
				</field>
				<field bitoffset="1" bitlength="1" name="VECTRESET" description="Local system reset">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Generate local reset"/>
				</field>				
			</register>
			<register name="SCR" description="System Control Register" address="0xE000ED10" access="rw" size="4">
				<field bitoffset="4" bitlength="1" name="SEVONPEND" description="Interrupt transitions from Inactive to Pending as wakeup event for the WFE instruction">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Treat transitions as wakeup event"/>
				</field>
				<field bitoffset="2" bitlength="1" name="SLEEPDEEP" description="A qualifying hint that indicates waking from sleep might take longer">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Waking may take longer"/>
				</field>
				<field bitoffset="1" bitlength="1" name="SLEEPONEXIT" description="The core can enter a sleep state on return to Thread mode with no active exception handlers">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Allowed"/>
				</field>
			</register>

			<register name="CCR" description="Configuration and Control Register" address="0xE000ED14" access="rw" size="4">
				<field bitoffset="9" bitlength="1" name="STKALIGN" description="Adjusts stack alignment">
					<interpretation key="0x0" text="4-byte alignment"/>
					<interpretation key="0x1" text="8-byte alignment"/>
				</field>
				<field bitoffset="8" bitlength="1" name="BFHFNMIGN" description="Handlers running at priority -1 and -2  ignore precise data access faults">
					<interpretation key="0x0" text="Bus Faults cause lock-ups"/>
					<interpretation key="0x1" text="Ignore precise data access faults"/>
				</field>
				<field bitoffset="4" bitlength="1" name="DIV_0_TRP" description="Trap on divide by 0">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="3" bitlength="1" name="UNALIGN_TRP" description="Enables trap on unaligned half or full word access">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="1" bitlength="1" name="USERSETMPEND" description="Enables unprivileged software access to the Software Trigger Interrupt Register">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="The core allows unprivileged (user) code to write the STIR"/>
				</field>				
				<field bitoffset="0" bitlength="1" name="NONBASETHRDENA" description="Configures how the processor enters Thread mode">
					<interpretation key="0x0" text="Thread state can only be entered at the Base level of activation (will fault if attempted to another level of activation)"/>
					<interpretation key="0x1" text="Thread state can be entered at any level by controlled return value"/>
				</field>				
			</register>



			<register name="SHPR1" description="System Handler Priority Register 1" address="0xE000ED18" access="rw" size="4">
				<field bitoffset="16" bitlength="8" name="PRI_6" description="UsageFault exception priority">
				</field>				
				<field bitoffset="8" bitlength="8" name="PRI_5" description="BusFault exception priority">
				</field>				
				<field bitoffset="0" bitlength="8" name="PRI_4" description="MemManage exception priority">
				</field>				
			</register>
			<register name="SHPR2" description="System Handler Priority Register 2" address="0xE000ED1C" access="rw" size="4">
				<field bitoffset="24" bitlength="8" name="PRI_11" description="SVCall exception priority"/>
			</register>
			<register name="SHPR3" description="System Handler Priority Register 3" address="0xE000ED20" access="rw">
				<field bitoffset="24" bitlength="8" name="PRI_15" description="SysTick exception priority"/>
				<field bitoffset="16" bitlength="8" name="PRI_14" description="PendSV exception priority"/>
				<field bitoffset="0" bitlength="8" name="PRI_12" description="DebugMon exception priority"/>
			</register>
			<register name="SHCSR" description="System Handler Control and State Register" address="0xE000ED24" access="rw" size="4">
				<field bitoffset="18" bitlength="1" name="USGFAULTENA" description="Usage fault enable bit">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="17" bitlength="1" name="BUSFAULTENA" description="Bus fault enable bit">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="16" bitlength="1" name="MEMFAULTENA" description="Memory management fault enable bit">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="15" bitlength="1" name="SVCALLPENDED" description="SVC call pending bit">
					<interpretation key="0x0" text="Not pending"/>
					<interpretation key="0x1" text="Pending"/>
				</field>
				<field bitoffset="14" bitlength="1" name="BUSFAULTPENDED" description="Bus fault exception pending bit">
					<interpretation key="0x0" text="Not pending"/>
					<interpretation key="0x1" text="Pending"/>
				</field>
				<field bitoffset="13" bitlength="1" name="MEMFAULTPENDED" description="Memory management fault exception pending bit">
					<interpretation key="0x0" text="Not pending"/>
					<interpretation key="0x1" text="Pending"/>
				</field>
				<field bitoffset="12" bitlength="1" name="USGFAULTPENDED" description="Usage fault exception pending bit">
					<interpretation key="0x0" text="Not pending"/>
					<interpretation key="0x1" text="Pending"/>
				</field>
				
				<field bitoffset="11" bitlength="1" name="SYSTICKACT" description="SysTick exception active bit">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Active"/>
				</field>
				<field bitoffset="10" bitlength="1" name="PENDSVACT" description="PendSV exception active bit">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Active"/>
				</field>
				<field bitoffset="8" bitlength="1" name="MONITORACT" description="Debug monitor active bit">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Active"/>
				</field>
				<field bitoffset="7" bitlength="1" name="SVCALLACT" description="SVC call active bit">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Active"/>
				</field>
				<field bitoffset="3" bitlength="1" name="USGFAULTACT" description="Usage fault exception active bit">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Active"/>
				</field>
				<field bitoffset="1" bitlength="1" name="BUSFAULTACT" description="Bus fault exception active bit">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Active"/>
				</field>
				<field bitoffset="0" bitlength="1" name="MEMFAULTACTA" description="Memory management fault exception active bit">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Active"/>
				</field>
			</register>



			<register name="CFSR" description="rc_w1. Configurable Fault Status Register UFSR:BFSR:MMFSR" address="0xE000ED28" access="rw" size="4">
				<field bitoffset="25" bitlength="1" name="DIVBYZERO" description="Divide by zero usage fault">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Divide by zero error"/>
				</field>
				<field bitoffset="24" bitlength="1" name="UNALIGNED" description="Unaligned access usage fault">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Unaligned access error"/>
				</field>
				<field bitoffset="19" bitlength="1" name="NOCP" description="No coprocessor usage fault">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Coprocessor access error (the coprocessor is disabled or not present)"/>
				</field>
				<field bitoffset="18" bitlength="1" name="INVPC" description="Invalid PC load usage fault">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Integrity check error on EXC_RETURN"/>
				</field>
				<field bitoffset="17" bitlength="1" name="INVSTATE" description="Invalid state usage fault">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Invalid EPSR.T bit or illegal EPSR.IT bits for executing instruction"/>
				</field>
				<field bitoffset="16" bitlength="1" name="UNDEFINSTR" description="Undefined instruction usage fault">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="UNDEFINED instruction executed"/>
				</field>
			
			
				
				<field bitoffset="15" bitlength="1" name="BFARVALID" description="Bus Fault Address Register (BFAR) valid flag">
					<interpretation key="0x0" text="BFAR register has invalid contents"/>
					<interpretation key="0x1" text="BFAR register has valid contents"/>
				</field>
				<field bitoffset="12" bitlength="1" name="STKERR" description="Bus fault on stacking for exception entry">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="A derived bus fault has occurred on exception entry"/>
				</field>
				<field bitoffset="11" bitlength="1" name="UNSTKERR" description="Bus fault on unstacking for a return from exception">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="A derived bus fault has occurred on exception return"/>
				</field>
				<field bitoffset="10" bitlength="1" name="IMPRECISERR" description="Imprecise data bus error">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Imprecise data access error"/>
				</field>
				<field bitoffset="9" bitlength="1" name="PRECISERR" description="Precise data bus error">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Precise data access error. The BFAR is written with the faulting address"/>
				</field>
				<field bitoffset="8" bitlength="1" name="IBUSERR" description="Instruction bus error. The fault is only signalled if the instruction is issued">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="This bit indicates a bus fault on an instruction prefetch"/>
				</field>


			
				<field bitoffset="7" bitlength="1" name="MMARVALID" description="Memory Management Fault Address Register (MMAR) valid flag">
					<interpretation key="0x0" text="MMAR register has invalid contents"/>
					<interpretation key="0x1" text="MMAR register has valid contents"/>
				</field>
				<field bitoffset="4" bitlength="1" name="MSTKERR" description="Memory manager fault on stacking for exception entry">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="A derived MemManage fault has occurred on exception entry"/>
				</field>
				<field bitoffset="3" bitlength="1" name="MUNSTKERR" description="Memory manager fault on unstacking for a return from exception">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="A derived MemManage fault has occurred on exception return"/>
				</field>
				<field bitoffset="1" bitlength="1" name="DACCVIOL" description="Data access violation flag">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Data access violation. The MMAR is set to the data address which the load/store tried to access"/>
				</field>
				<field bitoffset="0" bitlength="1" name="IACCVIOL" description="Instruction access violation flag. The fault is only signalled if the instruction is issued">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="MPU or eXecuteNever (XN) default memory map access violation on an instruction fetch"/>
				</field>
			</register>
			<register name="HFSR" description="rc_w1. Hard fault Status Register" address="0xE000ED2C" access="rw" size="4">
				<field bitoffset="31" bitlength="1" name="DEBUGEVT" description="Update of DFSR during debug event">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Debug Fault Status Register has been updated"/>
				</field>
				<field bitoffset="30" bitlength="1" name="FORCED" description="Forced hard fault. Priority escalated to a HardFault exception">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Configurable fault cannot be activated due to priority or because it is disabled"/>
				</field>
				<field bitoffset="1" bitlength="1" name="VECTTBL" description="Vector table hard fault">
					<interpretation key="0x0" text="Not active"/>
					<interpretation key="0x1" text="Configurable fault cannot be activated due to priority or because it is disabled"/>
				</field>
			</register>
			<register name="MMFAR" description="Memory Management Fault Address Register" address="0xE000ED34" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="ADDRESS" description="Data address MPU faulted"/>
			</register>
			<register name="BFAR" description="Bus Fault Address Register" address="0xE000ED38" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="ADDRESS" description="Faulting address associated with the attempted access"/>
			</register>
			<register name="AFSR" description="Auxiliary Fault Status Register" address="0xE000ED3C" access="rw">
				<field bitoffset="0" bitlength="32" name="AUXFAULT" description="Contains additional system fault information"/>
			</register>
			<register name="CPACR" description="Coprocessor Access Control Register" address="0xE000ED88" access="rw">
				<field bitoffset="0" bitlength="2" name="CP0" description="Coprocessor 0 access. If a bit pair is written with a 0b01 or 0b11 and it reads back as 0b00, the coprocessor is not fitted">
					<interpretation key="0x0" text="Access denied"/>
					<interpretation key="0x1" text="Privileged access only"/>
					<interpretation key="0x3" text="Full access"/>
				</field>
			</register>
			<register name="STIR" description="Software Trigger Interrupt Register" address="0xE000EF00" access="w">
				<field bitoffset="0" bitlength="9" name="INTID" description="The interrupt to be triggered. This is the same as NVIC->ISPRx">
				</field>
			</register>
		</registergroup>
		
		<registergroup name="DCB" description="Debug Control Block: 0xE000 EDF0 - 0xE000 EEFF">
			<register name="DHCSR" description="Debug Halting Control and Status Register" address="0xE000EDF0" access="rw" size="4">
				<field bitoffset="16" bitlength="16" name="DBGKEY" description="Debug Key. 0xA05F must be written whenever this register is written">
				</field>
				<field bitoffset="25" bitlength="1" name="S_RESET_ST" description="Sticky rc_r. Indicates that the core has been reset, or is now being reset, since the last time this bit was read">
					<interpretation key="0x0" text="Reset in the past"/>
					<interpretation key="0x1" text="Device held in reset"/>
				</field>
				<field bitoffset="24" bitlength="1" name="S_RETIRE_ST" description="Sticky rc_r. Indicates that an instruction has completed since last read">
					<interpretation key="0x0" text="Not stalled on a load/store or fetch"/>
					<interpretation key="0x1" text="Stalled on a load/store or fetch"/>
				</field>
				<field bitoffset="19" bitlength="1" name="S_LOCKUP" description="Reads as one if the core is running (not halted) and a lockup condition is present">
					<interpretation key="0x0" text="No lockup if running"/>
					<interpretation key="0x1" text="Lockup if running"/>
				</field>
				<field bitoffset="18" bitlength="1" name="S_SLEEP" description="Indicates that the core is sleeping">
					<interpretation key="0x0" text="Not sleeping"/>
					<interpretation key="0x1" text="Sleeping"/>
				</field>
				<field bitoffset="17" bitlength="1" name="S_HALT" description="Indicates that the core is in debug state">
					<interpretation key="0x0" text="Not in debug state"/>
					<interpretation key="0x1" text="In debug state"/>
				</field>
				<field bitoffset="16" bitlength="1" name="S_REGRDY" description="Register Read/Write on the Debug Core Register Selector register is available. Last transfer is complete">
					<interpretation key="0x0" text="Last transfer pending"/>
					<interpretation key="0x1" text="Last transfer complete"/>
				</field>
				<field bitoffset="5" bitlength="1" name="C_SNAPSTALL" description="If the core is stalled on Load or Store operation, a debugger can set this bit to break the stall">
					<interpretation key="0x0" text="No action"/>
					<interpretation key="0x1" text="Force to complete"/>
				</field>
				<field bitoffset="3" bitlength="1" name="C_MASKINTS" description="Mask PendSV, SysTick and external configurable interrupts when debug is enabled">
					<interpretation key="0x0" text="No action"/>
					<interpretation key="0x1" text="Mask IRQs"/>
				</field>
				<field bitoffset="2" bitlength="1" name="C_STEP" description="Step the core">
					<interpretation key="0x0" text="No action"/>
					<interpretation key="0x1" text="Make one step"/>
				</field>
				<field bitoffset="1" bitlength="1" name="C_HALT" description="Halt the core">
					<interpretation key="0x0" text="No action"/>
					<interpretation key="0x1" text="Halt the core"/>
				</field>
				<field bitoffset="0" bitlength="1" name="C_DEBUGEN" description="Enable halting debug">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
			</register>
			<register name="DCRSR" description="Debug Core Register Selector Register" address="0xE000EDF4" access="w" size="4">
				<field bitoffset="16" bitlength="1" name="REGWnR" description="Access type of the selected register">
					<interpretation key="0x0" text="Read"/>
					<interpretation key="0x1" text="Write"/>
				</field>
				<field bitoffset="0" bitlength="5" name="REGSEL" description="Selected register">
					<interpretation key="0x00" text="R0"/>
					<interpretation key="0x01" text="R1"/>
					<interpretation key="0x02" text="R2"/>
					<interpretation key="0x03" text="R3"/>
					<interpretation key="0x04" text="R4"/>
					<interpretation key="0x05" text="R5"/>
					<interpretation key="0x06" text="R6"/>
					<interpretation key="0x07" text="R7"/>
					<interpretation key="0x08" text="R8"/>
					<interpretation key="0x09" text="R9"/>
					<interpretation key="0x0A" text="R10"/>
					<interpretation key="0x0B" text="R11"/>
					<interpretation key="0x0C" text="R12"/>
					<interpretation key="0x0D" text="SP"/>
					<interpretation key="0x0E" text="LR"/>
					<interpretation key="0x0F" text="DebugReturnAddress"/>
					<interpretation key="0x10" text="xPSR/Flags, Execution Number, state information"/>
					<interpretation key="0x11" text="MSP"/>
					<interpretation key="0x12" text="PSP"/>
					<interpretation key="0x14" text="CONTROL[31:24], FAULTMASK[23:16], BASEPRI[15:8] and PRIMASK[7:0]"/>
				</field>
			</register>
			<register name="DCRDR" description="Debug Core Register Data Register" address="0xE000EDF8" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="DBGTMP" description="Data temporary cache, for reading and writing registers">
				</field>
			</register>
			<register name="DEMCR" description="Debug Exception and Monitor Control Register" address="0xE000EDFC" access="rw" size="4">
				<field bitoffset="24" bitlength="1" name="TRCENA" description="Global enable for all features configured and controlled by the DWT and ITM blocks">
					<interpretation key="0x0" text="Disable"/>
					<interpretation key="0x1" text="Enable"/>
				</field>
				<field bitoffset="19" bitlength="1" name="MON_REQ" description="A DebugMonitor semaphore bit">
					<interpretation key="0x0" text="Free"/>
					<interpretation key="0x1" text="Taken"/>
				</field>
				<field bitoffset="18" bitlength="1" name="MON_STEP" description="A DebugMonitor equivalent of C_STEP in Debug state">
					<interpretation key="0x0" text="No action"/>
					<interpretation key="0x1" text="Make one step"/>
				</field>
				<field bitoffset="17" bitlength="1" name="MON_PEND" description="Pend the DebugMonitor exception to activate when priority allows">
					<interpretation key="0x0" text="No action"/>
					<interpretation key="0x1" text="Pend DebugMonior"/>
				</field>
				<field bitoffset="16" bitlength="1" name="MON_EN" description="Enable the DebugMonitor exception">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				
				<field bitoffset="10" bitlength="1" name="VC_HARDERR" description="Debug trap on a HardFault exception">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="9" bitlength="1" name="VC_INTERR" description="Debug trap on a fault occurring during an exception entry or return sequence">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="8" bitlength="1" name="VC_BUSERR" description="Debug trap on a BusFault exception">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="7" bitlength="1" name="VC_STATERR" description="Debug trap on a UsageFault exception due to a state information error">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="6" bitlength="1" name="VC_CHKERR" description="Debug trap on a UsageFault exception due to a checking error">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="5" bitlength="1" name="VC_NOCPERR" description="Debug trap on a UsageFault access to a Coprocessor">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="4" bitlength="1" name="VC_MMERR" description="Debug trap on a MemManage exception">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
				<field bitoffset="0" bitlength="1" name="VC_CORERESET" description="Reset Vector Catch">
					<interpretation key="0x0" text="Disabled"/>
					<interpretation key="0x1" text="Enabled"/>
				</field>
			</register>
			<register name="DFSR" description="Debug Fault Status Register" address="0xE000ED30" access="rw" size="4">
				<field bitoffset="4" bitlength="1" name="EXTERNAL" description="rc_w1. An asynchronous exception generated due to the assertion of EDBGRQ">
					<interpretation key="0x0" text="No signal"/>
					<interpretation key="0x1" text="EDBGRQ asserted"/>
				</field>
				<field bitoffset="3" bitlength="1" name="VCATCH" description="rc_w1. Vector catch triggered. Corresponding FSR will contain the primary cause of the exception">
					<interpretation key="0x0" text="No signal"/>
					<interpretation key="0x1" text="Vecor catch"/>
				</field>
				<field bitoffset="2" bitlength="1" name="DWTTRAP" description="rc_w1. Data Watchpoint and Trace trap">
					<interpretation key="0x0" text="No signal"/>
					<interpretation key="0x1" text="DWT trap"/>
				</field>
				<field bitoffset="1" bitlength="1" name="BKPT" description="rc_w1. BKPT instruction executed or breakpoint match in FPB">
					<interpretation key="0x0" text="No signal"/>
					<interpretation key="0x1" text="BKPT hit"/>
				</field>
				<field bitoffset="0" bitlength="1" name="HALTED" description="rc_w1. C_HALT, C_STEP or MON_STEP event">
					<interpretation key="0x0" text="No signal"/>
					<interpretation key="0x1" text="Single step taken"/>
				</field>
			</register>
			
			<!-- Two ICSR bits also belong to Debug Control Block (Core Debug) support -->
			<register name="ICSR" description="Interrupt Control and State Register" address="0xE000ED04" access="r" size="4">
				<field bitoffset="23" bitlength="1" name="ISRPREEMPT" description="If set, a pending exception will be serviced on exit from the debug halt state">
					<interpretation key="0x0" text="No pending exception"/>
					<interpretation key="0x1" text="Pending exception will be serviced"/>
				</field>
				<field bitoffset="22" bitlength="1" name="ISRPENDING" description="Indicates if an external configurable (NVIC generated) interrupt is pending">
					<interpretation key="0x0" text="Not pending"/>
					<interpretation key="0x1" text="Pending"/>
				</field>
			</register>
		</registergroup>

		<registergroup name="SYSTICK" description="System Tick Timer: 0xE000 E010 - 0xE000 E0FF">
			
			<register name="CTRL" description="Control and Status Register" address="0xE000E010" access="rw" size="4">
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Indicates the enabled status of the SysTick counter">
					<interpretation key="0x0" text="Counter is disabled"/>
					<interpretation key="0x1" text="Counter is enabled"/>
				</field>
				<field bitoffset="1" bitlength="1" name="TICKINT" description="Indicates whether counting to 0 causes the status of the SysTick exception to change to pending">
					<interpretation key="0x0" text="Count to 0 does not affect the SysTick exception status"/>
					<interpretation key="0x1" text="Count to 0 changes the SysTick exception status to pending"/>
				</field>
				<field bitoffset="2" bitlength="1" name="CLKSOURCE" description="Indicates the SysTick clock source">
					<interpretation key="0x0" text="SysTick uses the IMPLEMENTATION DEFINED external reference clock"/>
					<interpretation key="0x1" text="SysTick uses the processor clock"/>
				</field>
				<field bitoffset="16" bitlength="1" name="COUNTFLAG" description="Indicates whether the counter has counted to 0 since the last read of this register">
					<interpretation key="0x0" text="Timer has not counted to 0"/>
					<interpretation key="0x1" text="Timer has counted to 0"/>
				</field>
			</register>
			
			<register name="LOAD" description="Reload Value Register" address="0xE000E014" access="rw" size="4">
				<field bitoffset="0" bitlength="24" name="LOAD" description="Reload value of a counter">
				</field>
			</register>
			<register name="VAL" description="Current Value Register" address="0xE000E018" access="rw" size="4">
				<field bitoffset="0" bitlength="32" name="VAL" description="Current value of a counter">
				</field>
			</register>
		
			<register name="CALIB" description="Calibration Register" address="0xE000E01C" access="ro" size="4">
			</register>
		
		</registergroup>

		<registergroup name="NVIC" description="Nested Vectored Interrupt Controller">
		</registergroup>

		<registergroup name="MPU" description="Memory Protection Unit">
			<register name="TYPE" description="Type Register" address="0xE000ED90" access="r" size="4">
				<field bitoffset="16" bitlength="8" name="IREGION" description="Instruction region">
					<interpretation key="0x0" text="Unified MPU"/>
				</field>
				<field bitoffset="8" bitlength="8" name="DREGION" description="Number of regions supported by MPU">
					<interpretation key="0x0" text="MPU not supported"/>
				</field>
				<field bitoffset="0" bitlength="1" name="SEPARATE" description="Separate or unified instruction or data regions">
					<interpretation key="0x0" text="Support for unified instruction and data address maps"/>
					<interpretation key="0x1" text="Support for separate instruction and data address maps"/>
				</field>
			</register>
			<register name="CTRL" description="Control Register" address="0xE000ED94" resetvalue="0x00000000" access="rw" size="4">
				<field bitoffset="2" bitlength="1" name="PRIVDEFENA" description="Default memory map for privileged access">
					<interpretation key="0x0" text="Disables the default memory map. Any instruction or data access that does not access a defined region faults"/>
					<interpretation key="0x1" text="Enables the default memory map as a background region for privileged access"/>
				</field>
				<field bitoffset="1" bitlength="1" name="HFNMIENA" description="Controls whether handlers executing with priority less than 0 access memory with the MPU enabled or with the MPU disabled">
					<interpretation key="0x0" text="Disables the MPU for these handlers"/>
					<interpretation key="0x1" text="Use the MPU for memory accesses by these handlers"/>
				</field>
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Enables MPU">
					<interpretation key="0x0" text="MPU is disabled"/>
					<interpretation key="0x1" text="MPU is enabled"/>
				</field>
			</register>
			<register name="RNR" description="Region Number Register" address="0xE000ED98" access="rw" size="4">
				<field bitoffset="0" bitlength="8" name="REGION" description="Selects the region currently accessed by RBAR and RSAR">
				</field>
			</register>
<!-- 0 -->
			<register name="RBAR" description="Region Base Address Register" address="0xE000ED9C" access="rw" size="4">
				<field bitoffset="5" bitlength="27" name="ADDR" description="Base address of the region">
				</field>
				<field bitoffset="4" bitlength="1" name="VALID" description="Controls whether handlers executing with priority less than 0 access memory with the MPU enabled or with the MPU disabled">
					<interpretation key="0x0" text="Update the base address of the region indicated by RNR, ignoring the value of the REGION field"/>
					<interpretation key="0x1" text="Update RNR.REGION to the value obtained by zero extending the REGION value specified in this write, and apply the base address update to this region"/>
				</field>
				<field bitoffset="0" bitlength="4" name="REGION" description="The number of the region to update">
				</field>
			</register>
			
			<register name="RASR" description="Region Attribute and Size Register" address="0xE000EDA0" access="rw" size="4">
				<field bitoffset="28" bitlength="1" name="XN" description="Region Attribute field. Execute Never">
					<interpretation key="0x0" text="Execution of an instruction fetched from this region permitted"/>
					<interpretation key="0x1" text="Execution of an instruction fetched from this region not permitted"/>
				</field>
				<field bitoffset="24" bitlength="3" name="AP" description="Region Attribute field. Access Permision AP[2:0]">
					<interpretation key="0x0" text="Privileged: No access, Unprivileged: No access"/>
					<interpretation key="0x1" text="Privileged: Read/Write, Unprivileged: No access"/>
					<interpretation key="0x2" text="Privileged: Read/Write, Unprivileged: Read-only"/>
					<interpretation key="0x3" text="Privileged: Read/Write, Unprivileged: Read/Write"/>				
					<interpretation key="0x4" text="Privileged: Unpredictable, Unprivileged: Unpredictable"/>
					<interpretation key="0x5" text="Privileged: Read-only, Unprivileged: No access"/>
					<interpretation key="0x6" text="Privileged: Read-only, Unprivileged: Read-only"/>
					<!-- Seems like 0x7 is the same as 0x6 -->
					<interpretation key="0x7" text="Privileged: Read-only, Unprivileged: Read-only"/>				
				</field>
				<field bitoffset="16" bitlength="6" name="TEXSCB" description="Region Attribute field. TEX[2:0],S,C,B">
					<interpretation key="0x0000" text="Strongly ordered, shareable"/>
					<interpretation key="0x0001" text="Shared device, shareable"/>

					<interpretation key="0x0002" text="Outer and inner write-through, no write allocate, non-shareable"/>
					<interpretation key="0x0003" text="Outer and inner write-back, no write allocate, non-shareable"/>
					<interpretation key="0x0004" text="Strongly ordered, shareable"/>
					<interpretation key="0x0005" text="Shared device, shareable"/>
					<interpretation key="0x0006" text="Outer and inner write-through, no write allocate, shareable"/>
					<interpretation key="0x0007" text="Outer and inner write-back, no write allocate, shareable"/>

					<interpretation key="0x000A" text="Implementatin defined"/>
					<interpretation key="0x000B" text="Outer and inner write-back, write and read allocate, non-shareable"/>
					<interpretation key="0x000E" text="Implementatin defined"/>
					<interpretation key="0x000F" text="Outer and inner write-back, write and read allocate, sharable"/>
				
					<interpretation key="0x0010" text="Non-shared device, non-sharable"/>
					<interpretation key="0x0014" text="Non-shared device, non-sharable"/>

<!-- BB = 0b00 -->			
					<interpretation key="0x0020" text="Outer: non-cacheable, inner: non-cacheable, non-shareable"/>
					<interpretation key="0x0021" text="Outer: non-cacheable, inner: write-back, write and read allocate, non-shareable"/>
					<interpretation key="0x0022" text="Outer: non-cacheable, inner: write-through, no write allocate, non-shareable"/>
					<interpretation key="0x0023" text="Outer: non-cacheable, inner: write-back, no write allocate, non-shareable"/>
					<interpretation key="0x0024" text="Outer: non-cacheable, inner: non-cacheable, shareable"/>
					<interpretation key="0x0025" text="Outer: non-cacheable, inner: write-back, write and read allocate, shareable"/>
					<interpretation key="0x0026" text="Outer: non-cacheable, inner: write-through, no write allocate, shareable"/>
					<interpretation key="0x0027" text="Outer: non-cacheable, inner: write-back, no write allocate, shareable"/>
<!-- BB = 0b01 -->	
					<interpretation key="0x0028" text="Outer: write-back, write and read allocate, inner: non-cacheable, non-shareable"/>
					<interpretation key="0x0029" text="Outer: write-back, write and read allocate, inner: write-back, write and read allocate, non-shareable"/>
					<interpretation key="0x002A" text="Outer: write-back, write and read allocate, inner: write-through, no write allocate, non-shareable"/>
					<interpretation key="0x002B" text="Outer: write-back, write and read allocate, inner: write-back, no write allocate, non-shareable"/>
					<interpretation key="0x002C" text="Outer: write-back, write and read allocate, inner: non-cacheable, shareable"/>
					<interpretation key="0x002D" text="Outer: write-back, write and read allocate, inner: write-back, write and read allocate, shareable"/>
					<interpretation key="0x002E" text="Outer: write-back, write and read allocate, inner: write-through, no write allocate, shareable"/>
					<interpretation key="0x002F" text="Outer: write-back, write and read allocate, inner: write-back, no write allocate, shareable"/>
<!-- BB = 0b10 -->
					<interpretation key="0x0030" text="Outer: write-through, no write allocate, inner: non-cacheable, non-shareable"/>
					<interpretation key="0x0031" text="Outer: write-through, no write allocate, inner: write-back, write and read allocate, non-shareable"/>
					<interpretation key="0x0032" text="Outer: write-through, no write allocate, inner: write-through, no write allocate, non-shareable"/>
					<interpretation key="0x0033" text="Outer: write-through, no write allocate, inner: write-back, no write allocate, non-shareable"/>
					<interpretation key="0x0034" text="Outer: write-through, no write allocate, inner: non-cacheable, shareable"/>
					<interpretation key="0x0035" text="Outer: write-through, no write allocate, inner: write-back, write and read allocate, shareable"/>
					<interpretation key="0x0036" text="Outer: write-through, no write allocate, inner: write-through, no write allocate, shareable"/>
					<interpretation key="0x0037" text="Outer: write-through, no write allocate, inner: write-back, no write allocate, shareable"/>
<!-- BB = 0b11 -->
					<interpretation key="0x0038" text="Outer: write-back, no write allocate, inner: non-cacheable, non-shareable"/>
					<interpretation key="0x0039" text="Outer: write-back, no write allocate, inner: write-back, write and read allocate, non-shareable"/>
					<interpretation key="0x003A" text="Outer: write-back, no write allocate, inner: write-through, no write allocate, non-shareable"/>
					<interpretation key="0x003B" text="Outer: write-back, no write allocate, inner: write-back, no write allocate, non-shareable"/>
					<interpretation key="0x003C" text="Outer: write-back, no write allocate, inner: non-cacheable, shareable"/>
					<interpretation key="0x003D" text="Outer: write-back, no write allocate, inner: write-back, write and read allocate, shareable"/>
					<interpretation key="0x003E" text="Outer: write-back, no write allocate, inner: write-through, no write allocate, shareable"/>
					<interpretation key="0x003F" text="Outer: write-back, no write allocate, inner: write-back, no write allocate, shareable"/>
				</field>
				<field bitoffset="8" bitlength="8" name="SRD" description="Subregion Disable=1, Subregion Enable=0">
				</field>
				<field bitoffset="1" bitlength="5" name="SIZE" description="Indicates the region size">
					<interpretation key="0x04" text="32B - UNPREDICTABLE if SRD set"/>
					<interpretation key="0x05" text="64B - UNPREDICTABLE if SRD set"/>
					<interpretation key="0x06" text="128B - UNPREDICTABLE if SRD set"/>
					<interpretation key="0x07" text="256B"/>
					<interpretation key="0x08" text="512B"/>
					<interpretation key="0x09" text="1kiB"/>
					<interpretation key="0x0A" text="2kiB"/>
					<interpretation key="0x0B" text="4kiB"/>					
					<interpretation key="0x0C" text="8kiB"/>
					<interpretation key="0x0D" text="16kiB"/>
					<interpretation key="0x0E" text="32kiB"/>
					<interpretation key="0x0F" text="64kiB"/>

					<interpretation key="0x10" text="128kiB"/>
					<interpretation key="0x11" text="256kiB"/>
					<interpretation key="0x12" text="512kiB"/>
					<interpretation key="0x13" text="1MiB"/>
					<interpretation key="0x14" text="2MiB"/>
					<interpretation key="0x15" text="4MiB"/>
					<interpretation key="0x16" text="8MiB"/>
					<interpretation key="0x17" text="16MiB"/>
					<interpretation key="0x18" text="32MiB"/>
					<interpretation key="0x19" text="64MiB"/>
					<interpretation key="0x1A" text="128MiB"/>
					<interpretation key="0x1B" text="256MiB"/>					
					<interpretation key="0x1C" text="512MiB"/>
					<interpretation key="0x1D" text="1GiB"/>
					<interpretation key="0x1E" text="2GiB"/>
					<interpretation key="0x1F" text="4GiB"/>
				</field>
				<field bitoffset="0" bitlength="1" name="ENABLE" description="Enables this region">
					<interpretation key="0x0" text="When the MPU is enabled, this region is disabled"/>
					<interpretation key="0x1" text="When the MPU is enabled, this region is enabled"/>
				</field>
			</register>
<!-- A1 -->
			<register name="RBAR_A1" description="Alias 1 of Region Base Address Register" address="0xE000EDA4" access="w" size="4">
			</register>
			<register name="RASR_A1" description="Alias 1 of Region Attribute and Size Register" address="0xE000EDA8" access="w" size="4">
			</register>
<!-- A2 -->
			<register name="RBAR_A2" description="Alias 2 of Region Base Address Register" address="0xE000EDAC" access="w" size="4">
			</register>
			<register name="RASR_A2" description="Alias 2 of Region Attribute and Size Register" address="0xE000EDB0" access="w" size="4">
			</register>
<!-- A3 -->
			<register name="RBAR_A3" description="Alias 3 of Region Base Address Register" address="0xE000EDB4" access="w" size="4">
			</register>
			<register name="RASR_A3" description="Alias 3 of Region Attribute and Size Register" address="0xE000EDB8" access="w" size="4">
			</register>
		</registergroup>
	
	<registergroup name="TPIU" description="Trace Port Interface Unit: 0xE004 0000 - 0xE004 0FFF">
			<register name="SSPSR" description="Supported Parallel Port Sizes Register" address="0xE0040000" access="r" size="4">
				<field bitoffset="0" bitlength="4" name="SIZE" description="Each bit location represents a supported port size">
					<interpretation key="0x0" text="None supported"/>
					<interpretation key="0x1" text="Width of 1 bit supported"/>
					<interpretation key="0x2" text="Width of 2 bit supported"/>
					<interpretation key="0x3" text="Width of 1 and 2 bits supported"/>
					<interpretation key="0x8" text="Width of 4 bits supported"/>
					<interpretation key="0x9" text="Width of 1 and 4 bits supported"/>
					<interpretation key="0xA" text="Width of 2 and 4 bits supported"/>
					<interpretation key="0xB" text="Width of 1,2 and 4 bits supported"/>
				</field>
			</register>
			<register name="CSPSR" description="Current Parallel Port Size Register" address="0xE0040004" access="rw" size="4">
				<field bitoffset="0" bitlength="4" name="CWIDTH" description="Defines the width of the current parallel trace port, if supported">
					<interpretation key="0x1" text="Width of 1 bit"/>
					<interpretation key="0x2" text="Width of 2 bits"/>
					<interpretation key="0x8" text="Width of 4 bits"/>
				</field>
			</register>
			<register name="ACPR" description="Asynchronous Clock Prescaler Register" address="0xE0040010" access="rw" size="4">
				<field bitoffset="0" bitlength="15" name="SWOSCALER" description="SWO output clock = Asynchronous_Reference_Clock/(SWOSCALAR +1)">
				</field>
			</register>
			<register name="SPPR" description="Selected Pin Protocol Register" address="0xE00400F0" access="rw" size="4">
				<field bitoffset="0" bitlength="2" name="PROTOCOL" description="Selects which protocol to use for trace output">
					<interpretation key="0x0" text="Synchronous Trace Port Mode/Parallel"/>
					<interpretation key="0x1" text="Asynchronous Serial Wire Output (Manchester)"/>
					<interpretation key="0x2" text="Asynchronous Serial Wire Output (NRZ)"/>
				</field>
			</register>
			<register name="CPID" description="Component and Peripheral ID Register" address="0xE0040F4B" access="r" size="4">
			</register>
			<register name="TYPE" description="Unknown" address="0xE0040FC8" access="r" size="4">
				<field bitoffset="11" bitlength="1" name="NRZVALID" description="Serial Wire Output (UART/NRZ) support">
					<interpretation key="0x0" text="Not supported"/>
					<interpretation key="0x1" text="Supported"/>
				</field>
				<field bitoffset="10" bitlength="1" name="MANCVALID" description="Serial Wire Output (Manchester encoding) support">
					<interpretation key="0x0" text="Not supported"/>
					<interpretation key="0x1" text="Supported"/>
				</field>
				<!-- quoting: "RAZ, indicates that trace data and clock are supported" -->
				<field bitoffset="9" bitlength="1" name="PTINVALID" description="Trace data and clock support/Indicates support for parallel trace port operation">
					<interpretation key="0x1" text="Not supported?"/>
					<!-- The interpretation is reversed -->
					<interpretation key="0x0" text="Supported"/>
				</field>
				<field bitoffset="6" bitlength="3" name="FIFOSZ" description="Minimum output FIFO depth for trace information">
					<interpretation key="0x0" text="1 byte"/>
					<interpretation key="0x1" text="2 bytes"/>
					<interpretation key="0x2" text="4 bytes"/>
					<interpretation key="0x3" text="8 bytes"/>
					<interpretation key="0x4" text="16 bytes"/>
					<interpretation key="0x5" text="32 bytes"/>
					<interpretation key="0x6" text="64 bytes"/>
					<interpretation key="0x7" text="128 bytes"/>
				</field>
			</register>	
			
			<!-- Todo
			<register name="IDSPACE" description="Unknown" address="0xE0040FD0" access="r" size="4">
			</register>
			-->
			
		</registergroup>

	<registergroup name="ETM" description="Embedded Trace Macrocell: 0xE004 1000 - 0xE004 1FFF">
	</registergroup>

	<registergroup name="ROMT" description="ROM table: 0xE00F F000 - 0xE00F FFFF">
	</registergroup>
