{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726728293275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726728293276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 03:44:53 2024 " "Processing started: Thu Sep 19 03:44:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726728293276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726728293276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off movimentacao -c movimentacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off movimentacao -c movimentacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726728293276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726728293862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726728293862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movimentacao.v 1 1 " "Found 1 design units, including 1 entities, in source file movimentacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 movimentacao " "Found entity 1: movimentacao" {  } { { "movimentacao.v" "" { Text "C:/Users/kmbma/OneDrive/햞ea de Trabalho/CD/PBL1/movimentacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726728302625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726728302625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.v" "" { Text "C:/Users/kmbma/OneDrive/햞ea de Trabalho/CD/PBL1/sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726728302628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726728302628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condicional.v 1 1 " "Found 1 design units, including 1 entities, in source file condicional.v" { { "Info" "ISGN_ENTITY_NAME" "1 condicional " "Found entity 1: condicional" {  } { { "condicional.v" "" { Text "C:/Users/kmbma/OneDrive/햞ea de Trabalho/CD/PBL1/condicional.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726728302632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726728302632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ligar.v 1 1 " "Found 1 design units, including 1 entities, in source file ligar.v" { { "Info" "ISGN_ENTITY_NAME" "1 ligar " "Found entity 1: ligar" {  } { { "ligar.v" "" { Text "C:/Users/kmbma/OneDrive/햞ea de Trabalho/CD/PBL1/ligar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726728302635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726728302635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "traseiro sistema.v(30) " "Verilog HDL Implicit Net warning at sistema.v(30): created implicit net for \"traseiro\"" {  } { { "sistema.v" "" { Text "C:/Users/kmbma/OneDrive/햞ea de Trabalho/CD/PBL1/sistema.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726728302635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "esquerda sistema.v(31) " "Verilog HDL Implicit Net warning at sistema.v(31): created implicit net for \"esquerda\"" {  } { { "sistema.v" "" { Text "C:/Users/kmbma/OneDrive/햞ea de Trabalho/CD/PBL1/sistema.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726728302635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "direita sistema.v(32) " "Verilog HDL Implicit Net warning at sistema.v(32): created implicit net for \"direita\"" {  } { { "sistema.v" "" { Text "C:/Users/kmbma/OneDrive/햞ea de Trabalho/CD/PBL1/sistema.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726728302635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "frontal sistema.v(33) " "Verilog HDL Implicit Net warning at sistema.v(33): created implicit net for \"frontal\"" {  } { { "sistema.v" "" { Text "C:/Users/kmbma/OneDrive/햞ea de Trabalho/CD/PBL1/sistema.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726728302635 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "not_ERRO sistema.v(39) " "Verilog HDL Implicit Net warning at sistema.v(39): created implicit net for \"not_ERRO\"" {  } { { "sistema.v" "" { Text "C:/Users/kmbma/OneDrive/햞ea de Trabalho/CD/PBL1/sistema.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726728302636 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_func sistema.v(40) " "Verilog HDL Implicit Net warning at sistema.v(40): created implicit net for \"out_func\"" {  } { { "sistema.v" "" { Text "C:/Users/kmbma/OneDrive/햞ea de Trabalho/CD/PBL1/sistema.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726728302636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sistema " "Elaborating entity \"sistema\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726728302674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ligar ligar:ligar_inst " "Elaborating entity \"ligar\" for hierarchy \"ligar:ligar_inst\"" {  } { { "sistema.v" "ligar_inst" { Text "C:/Users/kmbma/OneDrive/햞ea de Trabalho/CD/PBL1/sistema.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726728302687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condicional condicional:condicional_inst " "Elaborating entity \"condicional\" for hierarchy \"condicional:condicional_inst\"" {  } { { "sistema.v" "condicional_inst" { Text "C:/Users/kmbma/OneDrive/햞ea de Trabalho/CD/PBL1/sistema.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726728302689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movimentacao movimentacao:movimentacao_inst " "Elaborating entity \"movimentacao\" for hierarchy \"movimentacao:movimentacao_inst\"" {  } { { "sistema.v" "movimentacao_inst" { Text "C:/Users/kmbma/OneDrive/햞ea de Trabalho/CD/PBL1/sistema.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726728302691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726728302880 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726728302880 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Implemented 6 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726728302880 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726728302880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726728302971 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 03:45:02 2024 " "Processing ended: Thu Sep 19 03:45:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726728302971 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726728302971 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726728302971 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726728302971 ""}
