// Seed: 290058982
module module_0 (
    output tri id_0
);
  supply0 id_2 = -1'h0;
endmodule
module module_1 #(
    parameter id_1 = 32'd99,
    parameter id_5 = 32'd84
) (
    output tri1 id_0,
    input uwire _id_1,
    output wire id_2,
    output wor id_3,
    output tri0 id_4,
    input supply0 _id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8,
    input tri id_9,
    input supply1 id_10,
    input tri id_11,
    input wire id_12,
    output wire id_13,
    output wand id_14
);
  logic [id_1 : -1] id_16;
  ;
  module_0 modCall_1 (id_2);
  assign modCall_1.type_3 = 0;
  wire id_17;
  logic [1 : id_5] \id_18 ;
  ;
  assign id_3 = (1) - id_1;
  logic id_19;
  ;
endmodule
