

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Mon Jan 20 19:17:00 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        fir128_optimized1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.604|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  257|  385|  257|  385|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- SHIFT_ACCUM_LOOP  |  256|  384|   2 ~ 3  |          -|          -|   128|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    117|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       5|     10|    0|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        -|      -|      99|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     104|    241|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U            |fir_c            |        0|  5|  10|    0|   128|    5|     1|          640|
    |shift_reg_V_U  |fir_shift_reg_V  |        1|  0|   0|    0|   128|    9|     1|         1152|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                 |        1|  5|  10|    0|   256|   14|     2|         1792|
    +---------------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln1352_fu_210_p2  |     *    |      0|  0|  51|           9|           5|
    |grp_fu_132_p2         |     +    |      0|  0|  15|           8|           2|
    |ret_V_fu_163_p2       |     +    |      0|  0|  17|          13|          13|
    |sum_V_fu_220_p2       |     +    |      0|  0|  23|          16|          16|
    |icmp_ln26_fu_181_p2   |   icmp   |      0|  0|  11|           8|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 117|          54|          37|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  27|          5|    1|          5|
    |ap_phi_mux_p_pn_in_phi_fu_126_p4  |   9|          2|   13|         26|
    |grp_fu_132_p0                     |  15|          3|    8|         24|
    |i_0_reg_111                       |   9|          2|    8|         16|
    |p_0514_0_reg_99                   |   9|          2|   16|         32|
    |p_pn_in_reg_123                   |   9|          2|   13|         26|
    |shift_reg_V_address0              |  21|          4|    7|         28|
    |shift_reg_V_d0                    |  15|          3|    9|         27|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 114|         23|   75|        184|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   4|   0|    4|          0|
    |i_0_reg_111         |   8|   0|    8|          0|
    |icmp_ln26_reg_239   |   1|   0|    1|          0|
    |mul_ln1352_reg_258  |  13|   0|   13|          0|
    |p_0514_0_reg_99     |  16|   0|   16|          0|
    |p_pn_in_reg_123     |  13|   0|   13|          0|
    |ret_V_reg_231       |  12|   0|   13|          1|
    |zext_ln30_reg_243   |  32|   0|   64|         32|
    +--------------------+----+----+-----+-----------+
    |Total               |  99|   0|  132|         33|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x_V       |  in |    9|   ap_none  |      x_V     |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

