{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673268479475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673268479475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 20:47:59 2023 " "Processing started: Mon Jan 09 20:47:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673268479475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673268479475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LD_final_project -c LD_final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off LD_final_project -c LD_final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673268479475 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673268479674 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LD_final_project.v(63) " "Verilog HDL information at LD_final_project.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1673268479705 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LD_final_project.v(102) " "Verilog HDL information at LD_final_project.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1673268479705 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LD_final_project.v(130) " "Verilog HDL information at LD_final_project.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1673268479705 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LD_final_project.v(206) " "Verilog HDL information at LD_final_project.v(206): always construct contains both blocking and non-blocking assignments" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 206 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1673268479705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Left left LD_final_project.v(7) " "Verilog HDL Declaration information at LD_final_project.v(7): object \"Left\" differs only in case from object \"left\" in the same scope" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1673268479705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Right right LD_final_project.v(7) " "Verilog HDL Declaration information at LD_final_project.v(7): object \"Right\" differs only in case from object \"right\" in the same scope" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1673268479705 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a A LD_final_project.v(408) " "Verilog HDL Declaration information at LD_final_project.v(408): object \"a\" differs only in case from object \"A\" in the same scope" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 408 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1673268479705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_final_project.v 6 6 " "Found 6 design units, including 6 entities, in source file ld_final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 LD_final_project " "Found entity 1: LD_final_project" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673268479706 ""} { "Info" "ISGN_ENTITY_NAME" "2 segment7 " "Found entity 2: segment7" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673268479706 ""} { "Info" "ISGN_ENTITY_NAME" "3 divfreq " "Found entity 3: divfreq" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673268479706 ""} { "Info" "ISGN_ENTITY_NAME" "4 divfreq1 " "Found entity 4: divfreq1" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673268479706 ""} { "Info" "ISGN_ENTITY_NAME" "5 divfreq2 " "Found entity 5: divfreq2" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673268479706 ""} { "Info" "ISGN_ENTITY_NAME" "6 divfreq3 " "Found entity 6: divfreq3" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673268479706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673268479706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"A0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"B0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479706 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"C0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"D0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"E0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"F0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G0 LD_final_project.v(14) " "Verilog HDL Implicit Net warning at LD_final_project.v(14): created implicit net for \"G0\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"A1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"B1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"C1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"D1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"E1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"F1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 LD_final_project.v(15) " "Verilog HDL Implicit Net warning at LD_final_project.v(15): created implicit net for \"G1\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div LD_final_project.v(16) " "Verilog HDL Implicit Net warning at LD_final_project.v(16): created implicit net for \"CLK_div\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_time LD_final_project.v(17) " "Verilog HDL Implicit Net warning at LD_final_project.v(17): created implicit net for \"CLK_time\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_mv LD_final_project.v(18) " "Verilog HDL Implicit Net warning at LD_final_project.v(18): created implicit net for \"CLK_mv\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_halfsec LD_final_project.v(19) " "Verilog HDL Implicit Net warning at LD_final_project.v(19): created implicit net for \"CLK_halfsec\"" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268479707 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LD_final_project " "Elaborating entity \"LD_final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1673268479810 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "life_value LD_final_project.v(21) " "Verilog HDL or VHDL warning at LD_final_project.v(21): object \"life_value\" assigned a value but never read" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1673268479811 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(29) " "Verilog HDL assignment warning at LD_final_project.v(29): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479812 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(30) " "Verilog HDL assignment warning at LD_final_project.v(30): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479812 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(31) " "Verilog HDL assignment warning at LD_final_project.v(31): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479812 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(32) " "Verilog HDL assignment warning at LD_final_project.v(32): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479812 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(33) " "Verilog HDL assignment warning at LD_final_project.v(33): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479812 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(34) " "Verilog HDL assignment warning at LD_final_project.v(34): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479812 "|LD_final_project"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "random01 LD_final_project.v(24) " "Verilog HDL warning at LD_final_project.v(24): initial value for variable random01 should be constant" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1673268479812 "|LD_final_project"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "r LD_final_project.v(24) " "Verilog HDL warning at LD_final_project.v(24): initial value for variable r should be constant" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1673268479812 "|LD_final_project"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "random02 LD_final_project.v(24) " "Verilog HDL warning at LD_final_project.v(24): initial value for variable random02 should be constant" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1673268479812 "|LD_final_project"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "r1 LD_final_project.v(24) " "Verilog HDL warning at LD_final_project.v(24): initial value for variable r1 should be constant" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1673268479812 "|LD_final_project"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "random03 LD_final_project.v(24) " "Verilog HDL warning at LD_final_project.v(24): initial value for variable random03 should be constant" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1673268479812 "|LD_final_project"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "r2 LD_final_project.v(24) " "Verilog HDL warning at LD_final_project.v(24): initial value for variable r2 should be constant" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1673268479812 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LD_final_project.v(118) " "Verilog HDL assignment warning at LD_final_project.v(118): truncated value with size 32 to match size of target (4)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479813 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 LD_final_project.v(122) " "Verilog HDL assignment warning at LD_final_project.v(122): truncated value with size 32 to match size of target (4)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479813 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LD_final_project.v(138) " "Verilog HDL assignment warning at LD_final_project.v(138): truncated value with size 32 to match size of target (8)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479813 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 LD_final_project.v(139) " "Verilog HDL assignment warning at LD_final_project.v(139): truncated value with size 8 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479813 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(221) " "Verilog HDL assignment warning at LD_final_project.v(221): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479814 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(222) " "Verilog HDL assignment warning at LD_final_project.v(222): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479814 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(223) " "Verilog HDL assignment warning at LD_final_project.v(223): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479814 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(224) " "Verilog HDL assignment warning at LD_final_project.v(224): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479814 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(225) " "Verilog HDL assignment warning at LD_final_project.v(225): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479814 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(226) " "Verilog HDL assignment warning at LD_final_project.v(226): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479814 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(263) " "Verilog HDL assignment warning at LD_final_project.v(263): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479817 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(264) " "Verilog HDL assignment warning at LD_final_project.v(264): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479817 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(283) " "Verilog HDL assignment warning at LD_final_project.v(283): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479819 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(284) " "Verilog HDL assignment warning at LD_final_project.v(284): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479819 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(303) " "Verilog HDL assignment warning at LD_final_project.v(303): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479822 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 LD_final_project.v(304) " "Verilog HDL assignment warning at LD_final_project.v(304): truncated value with size 32 to match size of target (3)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479822 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LD_final_project.v(313) " "Verilog HDL assignment warning at LD_final_project.v(313): truncated value with size 32 to match size of target (8)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479823 "|LD_final_project"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LD_final_project.v(319) " "Verilog HDL assignment warning at LD_final_project.v(319): truncated value with size 32 to match size of target (8)" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1673268479823 "|LD_final_project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7 segment7:S0 " "Elaborating entity \"segment7\" for hierarchy \"segment7:S0\"" {  } { { "LD_final_project.v" "S0" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673268479911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:div0 " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:div0\"" {  } { { "LD_final_project.v" "div0" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673268479915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq1 divfreq1:div1 " "Elaborating entity \"divfreq1\" for hierarchy \"divfreq1:div1\"" {  } { { "LD_final_project.v" "div1" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673268479919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq2 divfreq2:div2 " "Elaborating entity \"divfreq2\" for hierarchy \"divfreq2:div2\"" {  } { { "LD_final_project.v" "div2" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673268479923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq3 divfreq3:div3 " "Elaborating entity \"divfreq3\" for hierarchy \"divfreq3:div3\"" {  } { { "LD_final_project.v" "div3" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1673268479927 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[0\] VCC " "Pin \"DATA_B\[0\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268482427 "|LD_final_project|DATA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[1\] VCC " "Pin \"DATA_B\[1\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268482427 "|LD_final_project|DATA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[2\] VCC " "Pin \"DATA_B\[2\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268482427 "|LD_final_project|DATA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[3\] VCC " "Pin \"DATA_B\[3\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268482427 "|LD_final_project|DATA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[4\] VCC " "Pin \"DATA_B\[4\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268482427 "|LD_final_project|DATA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[5\] VCC " "Pin \"DATA_B\[5\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268482427 "|LD_final_project|DATA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[6\] VCC " "Pin \"DATA_B\[6\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268482427 "|LD_final_project|DATA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_B\[7\] VCC " "Pin \"DATA_B\[7\]\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268482427 "|LD_final_project|DATA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EN VCC " "Pin \"EN\" is stuck at VCC" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1673268482427 "|LD_final_project|EN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1673268482427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1673268482690 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/LD_final_project/LD_final_project/output_files/LD_final_project.map.smsg " "Generated suppressed messages file C:/Users/user/Desktop/LD_final_project/LD_final_project/output_files/LD_final_project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1673268483822 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1673268483908 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1673268483908 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1604 " "Implemented 1604 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1673268484012 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1673268484012 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1558 " "Implemented 1558 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1673268484012 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1673268484012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673268484023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 09 20:48:04 2023 " "Processing ended: Mon Jan 09 20:48:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673268484023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673268484023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673268484023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673268484023 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673268485415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673268485415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 20:48:05 2023 " "Processing started: Mon Jan 09 20:48:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673268485415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1673268485415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LD_final_project -c LD_final_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LD_final_project -c LD_final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1673268485415 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1673268485752 ""}
{ "Info" "0" "" "Project  = LD_final_project" {  } {  } 0 0 "Project  = LD_final_project" 0 0 "Fitter" 0 0 1673268485752 ""}
{ "Info" "0" "" "Revision = LD_final_project" {  } {  } 0 0 "Revision = LD_final_project" 0 0 "Fitter" 0 0 1673268485752 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1673268485807 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LD_final_project EP3C10E144C8 " "Selected device EP3C10E144C8 for design \"LD_final_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673268485818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673268485845 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673268485846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673268485846 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673268485930 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1673268485938 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Device EP3C5E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1673268486048 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Device EP3C16E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1673268486048 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Device EP3C25E144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1673268486048 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1673268486048 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/LD_final_project/LD_final_project/" { { 0 { 0 ""} 0 2438 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1673268486051 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/LD_final_project/LD_final_project/" { { 0 { 0 ""} 0 2440 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1673268486051 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/LD_final_project/LD_final_project/" { { 0 { 0 ""} 0 2442 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1673268486051 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/LD_final_project/LD_final_project/" { { 0 { 0 ""} 0 2444 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1673268486051 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/LD_final_project/LD_final_project/" { { 0 { 0 ""} 0 2446 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1673268486051 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1673268486051 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673268486052 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LD_final_project.sdc " "Synopsys Design Constraints File file not found: 'LD_final_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1673268486407 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1673268486407 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1673268486414 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1673268486414 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1673268486415 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p)) " "Automatically promoted node CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1673268486468 ""}  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/LD_final_project/LD_final_project/" { { 0 { 0 ""} 0 2433 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673268486468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divfreq2:div2\|CLK_mv  " "Automatically promoted node divfreq2:div2\|CLK_mv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1673268486468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divfreq2:div2\|CLK_mv~0 " "Destination node divfreq2:div2\|CLK_mv~0" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 461 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divfreq2:div2|CLK_mv~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/LD_final_project/LD_final_project/" { { 0 { 0 ""} 0 2099 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673268486468 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1673268486468 ""}  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 461 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divfreq2:div2|CLK_mv } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/LD_final_project/LD_final_project/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673268486468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divfreq:div0\|CLK_div  " "Automatically promoted node divfreq:div0\|CLK_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1673268486468 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divfreq:div0\|CLK_div~0 " "Destination node divfreq:div0\|CLK_div~0" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 425 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divfreq:div0|CLK_div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/LD_final_project/LD_final_project/" { { 0 { 0 ""} 0 1247 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673268486468 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1673268486468 ""}  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 425 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divfreq:div0|CLK_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/LD_final_project/LD_final_project/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673268486468 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divfreq1:div1\|CLK_time  " "Automatically promoted node divfreq1:div1\|CLK_time " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1673268486469 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divfreq1:div1\|CLK_time~0 " "Destination node divfreq1:div1\|CLK_time~0" {  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divfreq1:div1|CLK_time~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/LD_final_project/LD_final_project/" { { 0 { 0 ""} 0 2166 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1673268486469 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1673268486469 ""}  } { { "LD_final_project.v" "" { Text "C:/Users/user/Desktop/LD_final_project/LD_final_project/LD_final_project.v" 440 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { divfreq1:div1|CLK_time } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/Desktop/LD_final_project/LD_final_project/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673268486469 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673268486670 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673268486671 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673268486671 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673268486675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673268486679 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673268486681 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673268486681 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673268486683 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673268486748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1673268486750 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673268486750 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673268486853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673268487445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673268487815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673268487822 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673268489592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673268489593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673268489819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/user/Desktop/LD_final_project/LD_final_project/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1673268490877 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673268490877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673268492330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1673268492330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673268492330 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1673268492352 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673268492376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673268492769 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673268492807 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673268493121 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673268493485 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Desktop/LD_final_project/LD_final_project/output_files/LD_final_project.fit.smsg " "Generated suppressed messages file C:/Users/user/Desktop/LD_final_project/LD_final_project/output_files/LD_final_project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673268493800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4974 " "Peak virtual memory: 4974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673268494103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 09 20:48:14 2023 " "Processing ended: Mon Jan 09 20:48:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673268494103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673268494103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673268494103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673268494103 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1673268495259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673268495259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 20:48:15 2023 " "Processing started: Mon Jan 09 20:48:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673268495259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1673268495259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LD_final_project -c LD_final_project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LD_final_project -c LD_final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1673268495260 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1673268495692 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1673268495702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4585 " "Peak virtual memory: 4585 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673268495861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 09 20:48:15 2023 " "Processing ended: Mon Jan 09 20:48:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673268495861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673268495861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673268495861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1673268495861 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1673268496452 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1673268497178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 20:48:16 2023 " "Processing started: Mon Jan 09 20:48:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673268497179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673268497179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LD_final_project -c LD_final_project " "Command: quartus_sta LD_final_project -c LD_final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673268497179 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1673268497271 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1673268497398 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1673268497399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1673268497440 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1673268497440 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LD_final_project.sdc " "Synopsys Design Constraints File file not found: 'LD_final_project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1673268497629 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1673268497630 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divfreq:div0\|CLK_div divfreq:div0\|CLK_div " "create_clock -period 1.000 -name divfreq:div0\|CLK_div divfreq:div0\|CLK_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497632 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497632 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divfreq1:div1\|CLK_time divfreq1:div1\|CLK_time " "create_clock -period 1.000 -name divfreq1:div1\|CLK_time divfreq1:div1\|CLK_time" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497632 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divfreq2:div2\|CLK_mv divfreq2:div2\|CLK_mv " "create_clock -period 1.000 -name divfreq2:div2\|CLK_mv divfreq2:div2\|CLK_mv" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497632 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divfreq3:div3\|CLK_halfsec divfreq3:div3\|CLK_halfsec " "create_clock -period 1.000 -name divfreq3:div3\|CLK_halfsec divfreq3:div3\|CLK_halfsec" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497632 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497632 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1673268497696 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497696 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1673268497697 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1673268497708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1673268497783 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1673268497783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.621 " "Worst-case setup slack is -20.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.621           -2664.472 divfreq2:div2\|CLK_mv  " "  -20.621           -2664.472 divfreq2:div2\|CLK_mv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.192            -478.841 CLK  " "   -5.192            -478.841 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.095             -31.125 divfreq1:div1\|CLK_time  " "   -4.095             -31.125 divfreq1:div1\|CLK_time " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.992              -3.992 divfreq3:div3\|CLK_halfsec  " "   -3.992              -3.992 divfreq3:div3\|CLK_halfsec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.753             -95.202 divfreq:div0\|CLK_div  " "   -3.753             -95.202 divfreq:div0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673268497785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.152 " "Worst-case hold slack is -0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.152              -0.255 CLK  " "   -0.152              -0.255 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 divfreq1:div1\|CLK_time  " "    0.434               0.000 divfreq1:div1\|CLK_time " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 divfreq2:div2\|CLK_mv  " "    0.435               0.000 divfreq2:div2\|CLK_mv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 divfreq:div0\|CLK_div  " "    0.448               0.000 divfreq:div0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 divfreq3:div3\|CLK_halfsec  " "    1.035               0.000 divfreq3:div3\|CLK_halfsec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673268497790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1673268497791 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1673268497792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -175.492 CLK  " "   -3.000            -175.492 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -281.043 divfreq2:div2\|CLK_mv  " "   -1.487            -281.043 divfreq2:div2\|CLK_mv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -59.480 divfreq:div0\|CLK_div  " "   -1.487             -59.480 divfreq:div0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 divfreq1:div1\|CLK_time  " "   -1.487             -11.896 divfreq1:div1\|CLK_time " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divfreq3:div3\|CLK_halfsec  " "   -1.487              -1.487 divfreq3:div3\|CLK_halfsec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268497794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673268497794 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1673268497912 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1673268497928 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1673268498345 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498449 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1673268498462 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1673268498462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.854 " "Worst-case setup slack is -18.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.854           -2448.236 divfreq2:div2\|CLK_mv  " "  -18.854           -2448.236 divfreq2:div2\|CLK_mv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.868            -449.134 CLK  " "   -4.868            -449.134 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.824             -28.556 divfreq1:div1\|CLK_time  " "   -3.824             -28.556 divfreq1:div1\|CLK_time " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.616              -3.616 divfreq3:div3\|CLK_halfsec  " "   -3.616              -3.616 divfreq3:div3\|CLK_halfsec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.394             -85.558 divfreq:div0\|CLK_div  " "   -3.394             -85.558 divfreq:div0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673268498465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.142 " "Worst-case hold slack is -0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.142              -0.250 CLK  " "   -0.142              -0.250 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 divfreq1:div1\|CLK_time  " "    0.384               0.000 divfreq1:div1\|CLK_time " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 divfreq2:div2\|CLK_mv  " "    0.385               0.000 divfreq2:div2\|CLK_mv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 divfreq:div0\|CLK_div  " "    0.400               0.000 divfreq:div0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 divfreq3:div3\|CLK_halfsec  " "    0.965               0.000 divfreq3:div3\|CLK_halfsec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673268498470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1673268498473 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1673268498475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -175.492 CLK  " "   -3.000            -175.492 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -281.043 divfreq2:div2\|CLK_mv  " "   -1.487            -281.043 divfreq2:div2\|CLK_mv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -59.480 divfreq:div0\|CLK_div  " "   -1.487             -59.480 divfreq:div0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 divfreq1:div1\|CLK_time  " "   -1.487             -11.896 divfreq1:div1\|CLK_time " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 divfreq3:div3\|CLK_halfsec  " "   -1.487              -1.487 divfreq3:div3\|CLK_halfsec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673268498478 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1673268498612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498710 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1673268498713 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1673268498713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.208 " "Worst-case setup slack is -8.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.208           -1038.426 divfreq2:div2\|CLK_mv  " "   -8.208           -1038.426 divfreq2:div2\|CLK_mv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.703            -135.073 CLK  " "   -1.703            -135.073 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.195              -1.195 divfreq3:div3\|CLK_halfsec  " "   -1.195              -1.195 divfreq3:div3\|CLK_halfsec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.153              -8.712 divfreq1:div1\|CLK_time  " "   -1.153              -8.712 divfreq1:div1\|CLK_time " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.025             -19.582 divfreq:div0\|CLK_div  " "   -1.025             -19.582 divfreq:div0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673268498717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.218 " "Worst-case hold slack is -0.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218              -0.694 CLK  " "   -0.218              -0.694 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 divfreq1:div1\|CLK_time  " "    0.179               0.000 divfreq1:div1\|CLK_time " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 divfreq2:div2\|CLK_mv  " "    0.180               0.000 divfreq2:div2\|CLK_mv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 divfreq:div0\|CLK_div  " "    0.187               0.000 divfreq:div0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 divfreq3:div3\|CLK_halfsec  " "    0.411               0.000 divfreq3:div3\|CLK_halfsec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673268498725 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1673268498729 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1673268498734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -126.859 CLK  " "   -3.000            -126.859 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -189.000 divfreq2:div2\|CLK_mv  " "   -1.000            -189.000 divfreq2:div2\|CLK_mv " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -40.000 divfreq:div0\|CLK_div  " "   -1.000             -40.000 divfreq:div0\|CLK_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 divfreq1:div1\|CLK_time  " "   -1.000              -8.000 divfreq1:div1\|CLK_time " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 divfreq3:div3\|CLK_halfsec  " "   -1.000              -1.000 divfreq3:div3\|CLK_halfsec " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1673268498738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1673268498738 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1673268499015 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1673268499016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673268499089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 09 20:48:19 2023 " "Processing ended: Mon Jan 09 20:48:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673268499089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673268499089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673268499089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673268499089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673268500282 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673268500282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 09 20:48:20 2023 " "Processing started: Mon Jan 09 20:48:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673268500282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673268500282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LD_final_project -c LD_final_project " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LD_final_project -c LD_final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673268500283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LD_final_project_8_1200mv_85c_slow.vo C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/ simulation " "Generated file LD_final_project_8_1200mv_85c_slow.vo in folder \"C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1673268500708 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LD_final_project_8_1200mv_0c_slow.vo C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/ simulation " "Generated file LD_final_project_8_1200mv_0c_slow.vo in folder \"C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1673268500836 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LD_final_project_min_1200mv_0c_fast.vo C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/ simulation " "Generated file LD_final_project_min_1200mv_0c_fast.vo in folder \"C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1673268500952 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LD_final_project.vo C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/ simulation " "Generated file LD_final_project.vo in folder \"C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1673268501064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LD_final_project_8_1200mv_85c_v_slow.sdo C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/ simulation " "Generated file LD_final_project_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1673268501162 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LD_final_project_8_1200mv_0c_v_slow.sdo C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/ simulation " "Generated file LD_final_project_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1673268501259 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LD_final_project_min_1200mv_0c_v_fast.sdo C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/ simulation " "Generated file LD_final_project_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1673268501354 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LD_final_project_v.sdo C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/ simulation " "Generated file LD_final_project_v.sdo in folder \"C:/Users/user/Desktop/LD_final_project/LD_final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1673268501452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673268501485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 09 20:48:21 2023 " "Processing ended: Mon Jan 09 20:48:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673268501485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673268501485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673268501485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673268501485 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 69 s " "Quartus II Full Compilation was successful. 0 errors, 69 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673268502103 ""}
