# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do ce_lab2_test0_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0 {C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/ce_lab2_test0.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:14:16 on Jan 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0" C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/ce_lab2_test0.v 
# -- Compiling module ce_lab2_test0
# 
# Top level modules:
# 	ce_lab2_test0
# End time: 12:14:16 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0 {C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:14:17 on Jan 30,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0" C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v 
# -- Compiling module test0_tb
# 
# Top level modules:
# 	test0_tb
# End time: 12:14:17 on Jan 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  test0_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" test0_tb 
# Start time: 12:14:17 on Jan 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v(16): (vopt-2685) [TFMPC] - Too few port connections for 'U1'.  Expected 13, found 2.
# ** Warning: C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v(16): (vopt-2718) [TFMPC] - Missing connection for port 'GPIO'.
# ** Warning: C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v(16): (vopt-2718) [TFMPC] - Missing connection for port 'KEY'.
# ** Warning: C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v(16): (vopt-2718) [TFMPC] - Missing connection for port 'HEX5'.
# ** Warning: C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v(16): (vopt-2718) [TFMPC] - Missing connection for port 'HEX4'.
# ** Warning: C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v(16): (vopt-2718) [TFMPC] - Missing connection for port 'HEX3'.
# ** Warning: C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v(16): (vopt-2718) [TFMPC] - Missing connection for port 'HEX2'.
# ** Warning: C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v(16): (vopt-2718) [TFMPC] - Missing connection for port 'HEX1'.
# ** Warning: C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v(16): (vopt-2718) [TFMPC] - Missing connection for port 'HEX0'.
# ** Warning: C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v(16): (vopt-2718) [TFMPC] - Missing connection for port 'MAX10_CLK2_50'.
# ** Warning: C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v(16): (vopt-2718) [TFMPC] - Missing connection for port 'MAX10_CLK1_50'.
# ** Warning: C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v(16): (vopt-2718) [TFMPC] - Missing connection for port 'ADC_CLK_10'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=12.
# Loading work.test0_tb(fast)
# Loading work.ce_lab2_test0(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# At time 0    , SW = 0000000000, LEDR = 0000000000
# At time 20000, SW = 0000000001, LEDR = 0000000001
# At time 40000, SW = 0001000010, LEDR = 0001000010
# At time 60000, SW = 0101110101, LEDR = 0101110101
# At time 80000, SW = 0110111010, LEDR = 0110111010
# At time 100000, SW = 1000000000, LEDR = 1000000000
# At time 120000, SW = 0010101110, LEDR = 0010101110
# At time 140000, SW = 1111111111, LEDR = 1111111111
# ** Note: $finish    : C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v(14)
#    Time: 640 ns  Iteration: 0  Instance: /test0_tb
# 1
# Break in Module test0_tb at C:/Users/18639/Downloads/CodeGenerated/DE10_LITE/ce_lab2_test0/celab2_test0_testbench.v line 14
# Causality operation skipped due to absence of debug database file
# End time: 13:16:45 on Jan 30,2025, Elapsed time: 1:02:28
# Errors: 0, Warnings: 12
