<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" />
    <meta name="viewport" content="width=device-width, initial-scale=1" />
    <title>James Routley | Feed</title>
    <link
      rel="stylesheet"
      type="text/css"
      href="../styles.css"
      media="screen"
    />
  </head>
  <body>
    <a href="/index.html">Back</a>
    <a href="https://github.com/aolofsson/awesome-hardware-tools">Original</a>
    <h1>Making open source hardware design a reality</h1>
    
    <div id="readability-page-1" class="page"><div data-target="readme-toc.content">
            <article itemprop="text">
<p dir="auto">A curated list of awesome open source hardware tools.</p>
<ul dir="auto">
<li>Categorized</li>
<li>Alphabetical (per category)</li>
<li>Requirements
<ul dir="auto">
<li>link should be to source code repository</li>
<li>open source projects only</li>
<li>working projects only (not WIP/rusty)</li>
</ul>
</li>
<li>One tag line sentence per project.</li>
</ul>
<h2 dir="auto"><a id="user-content-compiler-frameworks" aria-hidden="true" href="#compiler-frameworks"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>Compiler Frameworks</h2>
<ul dir="auto">
<li><a href="https://github.com/asyncvlsi/act">act</a>
<ul dir="auto">
<li>Asynchronous circuit compiler tools</li>
</ul>
</li>
<li><a href="https://github.com/amaranth-lang/amaranth">amaranth</a>
<ul dir="auto">
<li>Python based hardware design framework</li>
</ul>
</li>
<li><a href="https://github.com/B-Lang-org/bsc">bsc</a>
<ul dir="auto">
<li>Compiler, simulator, and tools for the Bluespec Hardware Description Language</li>
</ul>
</li>
<li><a href="https://github.com/cucapra/calyx">calyx</a>
<ul dir="auto">
<li>Intermediate language and infrastructure for building compilers that generate custom hardware accelerators</li>
</ul>
</li>
<li><a href="https://github.com/chipsalliance/chisel3">chisel</a>
<ul dir="auto">
<li>Scala based hardware description language</li>
</ul>
</li>
<li><a href="https://github.com/llvm/circt">circt</a>
<ul dir="auto">
<li>Circuit IR Compilers and Tools</li>
</ul>
</li>
<li><a href="https://github.com/circuitgraph/circuitgraph">circuitgraph</a>
<ul dir="auto">
<li>Tools for working with circuits as graphs in python</li>
</ul>
</li>
<li><a href="https://github.com/clash-lang/clash-compiler">clash</a>
<ul dir="auto">
<li>Haskell to VHDL/Verilog/SystemVerilog compiler</li>
</ul>
</li>
<li><a href="https://github.com/rdaly525/coreir">coreir</a>
<ul dir="auto">
<li>LLVM-style hardware compiler with first class support for generators</li>
</ul>
</li>
<li><a href="https://github.com/DFiantHDL/DFiant">dfiant</a>
<ul dir="auto">
<li>Dataflow Hardware Descripition Language</li>
</ul>
</li>
<li><a href="https://github.com/chipsalliance/firrtl">firrtl</a>
<ul dir="auto">
<li>Intermediate Representation for RTL</li>
</ul>
</li>
<li><a href="https://github.com/halide/Halide">halide</a>
<ul dir="auto">
<li>Language for fast, portable data-parallel computation</li>
</ul>
</li>
<li><a href="https://github.com/StanfordAHA/Halide-to-Hardware">halide-to-hardware</a>
<ul dir="auto">
<li>Hardware generator combining halide and coreir</li>
</ul>
</li>
<li><a href="https://github.com/Nic30/hdlConvertor">hdlconvertor</a>
<ul dir="auto">
<li>Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTL4</li>
</ul>
</li>
<li><a href="https://github.com/plclub/hs-to-coq">hs-to-coq</a>
<ul dir="auto">
<li>Convert Haskell source code to Coq source code</li>
</ul>
</li>
<li><a href="https://github.com/masc-ucsc/livehd">livehd</a>
<ul dir="auto">
<li>Infrastructure for live interactive synthesis and simulation</li>
</ul>
</li>
<li><a href="https://github.com/fabianschuiki/llhd">llhd</a>
<ul dir="auto">
<li>Intermediate representation for digital circuit descriptions</li>
</ul>
</li>
<li><a href="https://github.com/mit-plv/kami">kami</a>
<ul dir="auto">
<li>Platform for High-Level Parametric Hardware Specification and its Modular Verification</li>
</ul>
</li>
<li><a href="https://github.com/phanrahan/magma/">magma</a>
<ul dir="auto">
<li>Python based hardware design language</li>
</ul>
</li>
<li><a href="https://github.com/NVlabs/matchlib">matchlib</a>
<ul dir="auto">
<li>SystemC/C++ library of commonly-used hardware functions and components that can be synthesized by most commercially-available HLS tools into RTL</li>
</ul>
</li>
<li><a href="https://github.com/hlslibs/matchlib_connections">matchclib_connections</a>
<ul dir="auto">
<li>SystemC library implementing latency-insensitive channels for use by High-Level synthesis tools.</li>
</ul>
</li>
<li><a href="https://github.com/myhdl/myhdl">myhdl</a>
<ul dir="auto">
<li>Python baed hardware description and verification language</li>
</ul>
</li>
<li><a href="https://github.com/NNgen/nngen">NNgen</a>
<ul dir="auto">
<li>A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network</li>
</ul>
</li>
<li><a href="https://github.com/ferrandi/PandA-bambu">panda</a>
<ul dir="auto">
<li>High level synthesis (HLS) C/C++ framework</li>
</ul>
</li>
<li><a href="https://github.com/JulianKemmerer/PipelineC">pipelinec</a>
<ul dir="auto">
<li>C-like hardware description language (HDL) with automatic pipelining</li>
</ul>
</li>
<li><a href="https://github.com/bogdanvuk/pygears">pygears</a>
<ul dir="auto">
<li>Python based hardware design framework</li>
</ul>
</li>
<li><a href="https://github.com/pymtl/pymtl3">pymtl3</a>
<ul dir="auto">
<li>Python hardware generation, simulation, and verification framework</li>
</ul>
</li>
<li><a href="https://github.com/UCSBarchlab/PyRTL">pyrtl</a>
<ul dir="auto">
<li>Python integrated design and soimulation framework</li>
</ul>
</li>
<li><a href="https://github.com/accellera-official/PySysC">pysysc</a>
<ul dir="auto">
<li>Python package to make SystemC usable from Python</li>
</ul>
</li>
<li><a href="https://github.com/PyHDI/Pyverilog">pyverilog</a>
<ul dir="auto">
<li>Python design toolkit for Verilog HDL</li>
</ul>
</li>
<li><a href="https://github.com/intel/rohd">rohd</a>
<ul dir="auto">
<li>Dart based framework for describing and verifying hardware</li>
</ul>
</li>
<li><a href="https://github.com/sylefeb/Silice">silice</a>
<ul dir="auto">
<li>Language that simplifies prototyping and writing algorithms on FPGA architectures</li>
</ul>
</li>
<li><a href="https://github.com/MikePopoloski/slang">slang</a>
<ul dir="auto">
<li>Library that provides various components for lexing, parsing, type checking, and elaborating SystemVerilog code</li>
</ul>
</li>
<li><a href="https://gitlab.pnnl.gov/sodalite/soda-opt" rel="nofollow">sodaopt</a>
<ul dir="auto">
<li>Leverages mlir to extract, optimize, and translate high-level code snippets into LLVM IR for use by high-level synthesis tools</li>
</ul>
</li>
<li><a href="https://github.com/SpinalHDL/SpinalHDL">spinalhdl</a>
<ul dir="auto">
<li>Scala based HDL</li>
</ul>
</li>
<li><a href="https://github.com/byuccl/spydrnet">spydrnet</a>
<ul dir="auto">
<li>Framework for analyzing and transforming Verilog netlists</li>
</ul>
</li>
<li><a href="https://github.com/chipsalliance/Surelog">surelog</a>
<ul dir="auto">
<li>SystemVerilog IEEE 2017 Pre-processor, Parser, Elaborator, UHDM Compiler</li>
</ul>
</li>
<li><a href="https://github.com/dalance/sv-parser">sv-parser</a>
<ul dir="auto">
<li>SystemVerilog IEEE 1800-2017 parser library</li>
</ul>
</li>
<li><a href="https://github.com/zachjs/sv2v">sv2v</a>
<ul dir="auto">
<li>SystemVerilog to Verilog conversion</li>
</ul>
</li>
<li><a href="https://github.com/accellera-official/systemc">systemc</a>
<ul dir="auto">
<li>SystemC system design and verification language that spans hardware and software</li>
</ul>
</li>
<li><a href="https://github.com/chipsalliance/UHDM">uhdm</a>
<ul dir="auto">
<li>Unversal object model for IEEE SystemVerilog designs</li>
</ul>
</li>
<li><a href="https://github.com/chipsalliance/verible">verible</a>
<ul dir="auto">
<li>Suite of SystemVerilog developer tools, including a parser, style-linter, and formatter</li>
</ul>
</li>
<li><a href="https://github.com/PyHDI/veriloggen">veriloggen</a>
<ul dir="auto">
<li>Mixed-Paradigm Hardware Construction Framework</li>
</ul>
</li>
<li><a href="https://github.com/frwang96/verik">verik</a>
<ul dir="auto">
<li>Kotlin based hardware description language</li>
</ul>
</li>
<li><a href="https://github.com/google/xls">xls</a>
<ul dir="auto">
<li>Google framework for hardware synthesis</li>
</ul>
</li>
</ul>
<h2 dir="auto"><a id="user-content-build-systems" aria-hidden="true" href="#build-systems"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>Build Systems</h2>
<ul dir="auto">
<li><a href="https://github.com/hdl/bazel_rules_hdl">bazelhdl</a>
<ul dir="auto">
<li>Bazel based hdl build system</li>
</ul>
</li>
<li><a href="https://github.com/pulp-platform/bender">bender</a>
<ul dir="auto">
<li>Dependency management tool for hardware projects.</li>
</ul>
</li>
<li><a href="https://github.com/ucb-bar/chipyard">chipyard</a>
<ul dir="auto">
<li>Agile RISC-V SoC Design Framework.</li>
</ul>
</li>
<li><a href="https://github.com/pku-dasys/cocoon">cocoon</a>
<ul dir="auto">
<li>An infrastructure for integrated EDA</li>
</ul>
</li>
<li><a href="https://github.com/olofk/edalize">edalize</a>
<ul dir="auto">
<li>An abstraction library for interfacing EDA tools.</li>
</ul>
</li>
<li><a href="https://github.com/SymbiFlow/f4pga-arch-defs">f4pga</a>
<ul dir="auto">
<li>Architecture definitions of FPGA hardware</li>
</ul>
</li>
<li><a href="https://github.com/olofk/fusesoc">fusesoc</a>
<ul dir="auto">
<li>Package manager and build abstraction tool for FPGA/ASIC development.</li>
</ul>
</li>
<li><a href="https://github.com/ucb-bar/hammer">hammer</a>
<ul dir="auto">
<li>Agile physical design component part of UC Berkeley Chipyard framework.</li>
</ul>
</li>
<li><a href="https://github.com/Nic30/hwtBuildsystem">hwtBuildsystem</a>
<ul dir="auto">
<li>Library of utils for interaction with the vendor tools.</li>
</ul>
</li>
<li><a href="https://github.com/c-rus/legoHDL">legoHDL</a>
<ul dir="auto">
<li>Command line HDL package manager and development tool.</li>
</ul>
</li>
<li><a href="https://github.com/mflowgen/mflowgen">mflowgen</a>
<ul dir="auto">
<li>Modular flow specification and build-system generator for ASIC and FPGA design-space exploration.</li>
</ul>
</li>
<li><a href="https://github.com/siliconcompiler/siliconcompiler">siliconcompiler</a>
<ul dir="auto">
<li>Build system that automates translation from source code to silicon.</li>
</ul>
</li>
</ul>
<h2 dir="auto"><a id="user-content-generators" aria-hidden="true" href="#generators"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>Generators</h2>
<ul dir="auto">
<li><a href="https://github.com/ucb-art/BAG_framework">bag</a>
<ul dir="auto">
<li>Berkeley analog layout generator</li>
</ul>
</li>
<li><a href="https://github.com/sld-columbia/esp">esp</a>
<ul dir="auto">
<li>Design platform for heterogeneous SoC architecture and IP</li>
</ul>
</li>
<li><a href="https://github.com/FPGA-Research-Manchester/FABulous">fabulous</a>
<ul dir="auto">
<li>FPGA fabric generator</li>
</ul>
</li>
<li><a href="https://github.com/ucb-bar/FFTGenerator">fftgenerator</a>
<ul dir="auto">
<li>Chisel based FFT generator</li>
</ul>
</li>
<li><a href="https://github.com/mohamed/fsm2sv">fsm2sv</a>
<ul dir="auto">
<li>SystemVerilog FSM generator</li>
</ul>
</li>
<li><a href="https://github.com/StanfordAHA/garnet">garnet</a>
<ul dir="auto">
<li>CGRA generator</li>
</ul>
</li>
<li><a href="https://github.com/ucb-bar/gemmini">gemmini</a>
<ul dir="auto">
<li>Spatial array machine learning accelerator generator</li>
</ul>
</li>
<li><a href="https://github.com/lsteveol/gen_registers">gen_registers</a>
<ul dir="auto">
<li>Python based tool for generating hardware registers and their associated files</li>
</ul>
</li>
<li><a href="https://github.com/StanfordAHA/lake">lake</a>
<ul dir="auto">
<li>Synthesizable memory generator</li>
</ul>
</li>
<li><a href="https://github.com/enjoy-digital/litex">litex</a>
<ul dir="auto">
<li>Framework for FPGA and soc development</li>
</ul>
</li>
<li><a href="https://github.com/idea-fasoc/OpenFASOC">openfasoc</a>
<ul dir="auto">
<li>Fully-Autonomous SoC Synthesis using Customizable Cell-Based Synthesizable Analog Circuits</li>
</ul>
</li>
<li><a href="https://github.com/lnis-uofu/OpenFPGA">openfpga</a>
<ul dir="auto">
<li>FPGA IP Generator</li>
</ul>
</li>
<li><a href="https://github.com/VLSIDA/OpenRAM">openram</a>
<ul dir="auto">
<li>Static random access memory (SRAM) compiler.</li>
</ul>
</li>
<li><a href="https://github.com/PrincetonUniversity/prga">prga</a>
<ul dir="auto">
<li>Python based FPGA fabric generator</li>
</ul>
</li>
<li><a href="https://github.com/cornell-brg/pymtl3-net">pymtl3-net</a>
<ul dir="auto">
<li>Cornell parameterizable OCN (on-chip network) generator</li>
</ul>
</li>
<li><a href="https://github.com/aignacio/ravenoc">revenoc</a>
<ul dir="auto">
<li>Configurable HDL NoC (Network-On-Chip) generator</li>
</ul>
</li>
<li><a href="https://github.com/rggen/rggen">rggen</a>
<ul dir="auto">
<li>Configuration and status register generator</li>
</ul>
</li>
<li><a href="https://github.com/chipsalliance/rocket-chip">rocket</a>
<ul dir="auto">
<li>Rocket chip chisel based generator</li>
</ul>
</li>
<li><a href="https://github.com/spiral-software/spiral-software">spiral</a>
<ul dir="auto">
<li>Spiral based FFT generator</li>
</ul>
</li>
<li><a href="https://github.com/SystemRDL/systemrdl-compiler">systemrdl</a>
<ul dir="auto">
<li>Generic compiler front-end for Accellera&#39;s SystemRDL 2.0 register description language</li>
</ul>
</li>
<li><a href="https://github.com/cpc/tce">tce</a>
<ul dir="auto">
<li>Application-specific instruction-set processor (ASIP) toolset for design and programming of customized co-processors</li>
</ul>
</li>
<li><a href="https://github.com/kactus2/kactus2dev">kaktus2dev</a>
<ul dir="auto">
<li>Graphical EDA tool based on the IP-XACT standard</li>
</ul>
</li>
</ul>
<h2 dir="auto"><a id="user-content-analog-design" aria-hidden="true" href="#analog-design"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>Analog Design</h2>
<ul dir="auto">
<li><a href="https://github.com/StefanSchippers/xschem">xschem</a>
<ul dir="auto">
<li>Schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog</li>
</ul>
</li>
</ul>
<h2 dir="auto"><a id="user-content-board-design" aria-hidden="true" href="#board-design"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>Board Design</h2>
<ul dir="auto">
<li><a href="https://github.com/whitequark/kicad-boardview">boardview</a>
<ul dir="auto">
<li>Reads KiCAD PCB layout files and writes ASCII Boardview files</li>
</ul>
</li>
<li><a href="https://github.com/idea-fasoc/datasheet-scrubber">datasheet-scrubber</a>
<ul dir="auto">
<li>Utility that scrubs through large sets of PDF datasheets/documents in order to extract key circuit information</li>
</ul>
</li>
<li><a href="https://github.com/KiCad/kicad-source-mirror">kicad</a>
<ul dir="auto">
<li>Board design framework</li>
</ul>
</li>
</ul>
<h2 dir="auto"><a id="user-content-logic-synthesis" aria-hidden="true" href="#logic-synthesis"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>Logic Synthesis</h2>
<ul dir="auto">
<li><a href="https://github.com/berkeley-abc/abc">abc</a>
<ul dir="auto">
<li>System for Sequential Logic Synthesis and Formal Verification</li>
</ul>
</li>
<li><a href="https://github.com/lnis-uofu/LSOracle">lsoracle</a>
<ul dir="auto">
<li>Famework built on EPFL logic synthesis libraries.</li>
</ul>
</li>
<li><a href="https://github.com/lsils/lstools-showcase">lstools</a>
<ul dir="auto">
<li>Showcase examples for EPFL logic synthesis libraries</li>
</ul>
</li>
<li><a href="https://github.com/lsils/mockturtle">mockturtle</a>
<ul dir="auto">
<li>C++ logic network library</li>
</ul>
</li>
<li><a href="https://github.com/YosysHQ/yosys">yosys</a>
<ul dir="auto">
<li>Yosys Open SYnthesis Suite</li>
</ul>
</li>
</ul>
<h2 dir="auto"><a id="user-content-asic-layout" aria-hidden="true" href="#asic-layout"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>ASIC Layout</h2>
<ul dir="auto">
<li><a href="https://github.com/ALIGN-analoglayout/ALIGN-public">align</a>
<ul dir="auto">
<li>Automatic layout generator for analog circuits</li>
</ul>
</li>
<li><a href="https://gitlab.lip6.fr/vlsi-eda/coriolis.git" rel="nofollow">coriolis</a>
<ul dir="auto">
<li>RTL2GDS toolchain for mature nodes</li>
</ul>
</li>
<li><a href="https://github.com/limbo018/DREAMPlace">dreamplace</a>
<ul dir="auto">
<li>Deep learning toolkit-enabled VLSI placement</li>
</ul>
</li>
<li><a href="https://github.com/trilomix/GDS3D">gds3d</a>
<ul dir="auto">
<li>Reads GDSII layout and renders in 3D.</li>
</ul>
</li>
<li><a href="https://github.com/gdsfactory/gdsfactory">gdsfactory</a>
<ul dir="auto">
<li>Python package to generate GDS layouts.</li>
</ul>
</li>
<li><a href="https://github.com/heitzmann/gdstk">gdstk</a>
<ul dir="auto">
<li>Gdstk (GDSII Tool Kit) is a C++/Python library for creation and manipulation of GDSII and OASIS files.</li>
</ul>
</li>
<li><a href="https://github.com/heitzmann/gdspy">gdspy</a>
<ul dir="auto">
<li>Python module for creating GDSII stream files, usually CAD layouts.</li>
</ul>
</li>
<li><a href="https://github.com/KLayout/klayout">klayout</a>
<ul dir="auto">
<li>Layout viewer</li>
</ul>
</li>
<li><a href="https://github.com/RTimothyEdwards/magic">magic</a>
<ul dir="auto">
<li>VLSI Layout Tool</li>
</ul>
</li>
<li><a href="https://github.com/magical-eda/MAGICAL">magical</a>
<ul dir="auto">
<li>Machine Generated Analog IC Layout</li>
</ul>
</li>
<li><a href="https://github.com/RTimothyEdwards/netgen">netgen</a>
<ul dir="auto">
<li>LVS tool for comparing SPICE or verilog netlists</li>
</ul>
</li>
<li><a href="https://github.com/The-OpenROAD-Project/OpenLane">openlane</a>
<ul dir="auto">
<li>Automated ASIC flow scripts based on openroad, yosys, magic, netgen.</li>
</ul>
</li>
<li><a href="https://github.com/The-OpenROAD-Project/OpenROAD">openroad</a>
<ul dir="auto">
<li>Complete RTL2GDS platform</li>
</ul>
</li>
<li><a href="https://github.com/amccaugh/phidl">phidl</a>
<ul dir="auto">
<li>Python GDS layout and CAD geometry creation</li>
</ul>
</li>
</ul>
<h2 dir="auto"><a id="user-content-fpga-layout" aria-hidden="true" href="#fpga-layout"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>FPGA Layout</h2>
<ul dir="auto">
<li><a href="https://github.com/YosysHQ/nextpnr">nextpnr</a>
<ul dir="auto">
<li>FPGA place and route tool</li>
</ul>
</li>
<li><a href="https://github.com/verilog-to-routing/vtr-verilog-to-routing">vtr</a>
<ul dir="auto">
<li>FPGA place and route tool</li>
</ul>
</li>
</ul>
<h2 dir="auto"><a id="user-content-formal-verification" aria-hidden="true" href="#formal-verification"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>Formal Verification</h2>
<ul dir="auto">
<li><a href="https://github.com/boolector/boolector">boolector</a>
<ul dir="auto">
<li>SMT solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.</li>
</ul>
</li>
<li><a href="https://github.com/cvc5/cvc5">cvc5</a>
<ul dir="auto">
<li>SMT automatic theorem prover</li>
</ul>
</li>
<li><a href="https://github.com/PrincetonUniversity/ILAng">ilang</a>
<ul dir="auto">
<li>Princeton modeling and Verification Platform for SoCs using ILAs</li>
</ul>
</li>
<li><a href="https://github.com/upscale-project/pono">pono</a>
<ul dir="auto">
<li>Extensible SMT-based model checker implemented in C++.</li>
</ul>
</li>
<li><a href="https://github.com/YosysHQ/sby">sby</a>
<ul dir="auto">
<li>Front-end for Yosys-based formal verification flows.</li>
</ul>
</li>
<li><a href="https://github.com/Z3Prover/z3">z3</a>
<ul dir="auto">
<li>Microsoft research theorem prover.</li>
</ul>
</li>
</ul>
<h2 dir="auto"><a id="user-content-simulation-and-analysis" aria-hidden="true" href="#simulation-and-analysis"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>Simulation and Analysis</h2>
<ul dir="auto">
<li><a href="https://github.com/sgherbst/anasymod">anasysmod</a>
<ul dir="auto">
<li>Framework for FPGA emulation of mixed-signal systems</li>
</ul>
</li>
<li><a href="https://github.com/bluespec/AWSteria_Infra">awsteria_infra</a>
<ul dir="auto">
<li>Middleware for AWS hosted FPGA applications</li>
</ul>
</li>
<li><a href="https://github.com/cocotb/cocotb">cocotb</a>
<ul dir="auto">
<li>Coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python</li>
</ul>
</li>
<li><a href="https://github.com/chipsalliance/dromajo">dromajo</a>
<ul dir="auto">
<li>RISC-V RV64GC functional emulator</li>
</ul>
</li>
<li><a href="https://github.com/danchitnis/EEsim">eesim</a>
<ul dir="auto">
<li>Browser-based SPICE circuit simulator</li>
</ul>
</li>
<li><a href="https://github.com/firesim/firesim">firesim</a>
<ul dir="auto">
<li>FPGA-accelerated Cycle-accurate Hardware Simulation in the Cloud</li>
</ul>
</li>
<li><a href="https://github.com/gem5/gem5">gem5</a>
<ul dir="auto">
<li>Modular simulator platform for computer-system architecture research</li>
</ul>
</li>
<li><a href="https://github.com/ghdl/ghdl">ghdl</a>
<ul dir="auto">
<li>VHDL 2008/93/87 simulator</li>
</ul>
</li>
<li><a href="https://github.com/steveicarus/iverilog.git">icarus</a>
<ul dir="auto">
<li>Verilog IEEE-1364 simulator</li>
</ul>
</li>
<li><a href="https://github.com/uvahotspot/HotSpot">hotspot</a>
<ul dir="auto">
<li>Thermal modeleing tool for use in architectural studies</li>
</ul>
</li>
<li><a href="https://github.com/Xilinx/libsystemctlm-soc">libsystemctlm-soc</a>
<ul dir="auto">
<li>SystemC/TLM-2.0 Co-simulation framework</li>
</ul>
</li>
<li><a href="https://github.com/sgherbst/msdsl">msdsl</a>
<ul dir="auto">
<li>Automatic generation of real number models from analog circuits</li>
</ul>
</li>
<li><a href="https://github.com/jameshanlon/netlist-paths">netlist-paths</a>
<ul dir="auto">
<li>A library and command-line tool for querying a Verilog netlist</li>
</ul>
</li>
<li><a href="http://ngspice.sourceforge.net/" rel="nofollow">ngspice</a>
<ul dir="auto">
<li>Spice simulator</li>
</ul>
</li>
<li><a href="https://github.com/The-OpenROAD-Project/OpenSTA">opensta</a>
<ul dir="auto">
<li>Signoff quality STA engine used by OpenRoad</li>
</ul>
</li>
<li><a href="https://github.com/OpenTimer/OpenTimer">opentimer</a>
<ul dir="auto">
<li>High perormance static timing analysis</li>
</ul>
</li>
<li><a href="https://github.com/OSVVM/OsvvmLibraries">osvvm</a>
<ul dir="auto">
<li>A VHDL verification framework, utility library, verification component library, and a simulator independent scripting flow</li>
</ul>
</li>
<li><a href="https://github.com/qemu/qemu">qemu</a>
<ul dir="auto">
<li>Generic and open source machine &amp; userspace emulator and virtualizer</li>
</ul>
</li>
<li><a href="https://github.com/Qucs/qucs">qucs</a>
<ul dir="auto">
<li>Itegrated circuit simulator with Graphical User Interface</li>
</ul>
</li>
<li><a href="https://github.com/peaclab/PACT">pact</a>
<ul dir="auto">
<li>Thermal Simulator</li>
</ul>
</li>
<li><a href="https://github.com/PySpice-org/PySpice">pyspice</a>
<ul dir="auto">
<li>Python interface for ngspice and xyce</li>
</ul>
</li>
<li><a href="https://github.com/pyuvm/pyuvm">pyuvm</a>
<ul dir="auto">
<li>SystemVerilog UVM written in Python</li>
</ul>
</li>
<li><a href="https://github.com/SimulIDE/SimulIDE">SimulIDE</a>
<ul dir="auto">
<li>SimulIDE is a simple real-time electronic circuit simulator</li>
</ul>
</li>
<li><a href="https://github.com/dalance/svlint">svlint</a>
<ul dir="auto">
<li>SystemVerilog linter</li>
</ul>
</li>
<li><a href="https://github.com/dalance/svlint-action">svlint-action</a>
<ul dir="auto">
<li>GitHub action for svlint</li>
</ul>
</li>
<li><a href="https://github.com/sgherbst/svreal">svreal</a>
<ul dir="auto">
<li>Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats</li>
</ul>
</li>
<li><a href="https://github.com/Xilinx/systemctlm-cosim-demo">systemctlm-cosim-demo</a>
<ul dir="auto">
<li>Demo system for libsystemctlm-soc library</li>
</ul>
</li>
<li><a href="https://github.com/renode/renode">renode</a>
<ul dir="auto">
<li>Generic and open source machine emulator (including multi-part and peripheral) designed to run unmodified firmware which includes co-simulation with RTL simulators.</li>
</ul>
</li>
<li><a href="https://github.com/UVVM/UVVM">uvvm</a>
<ul dir="auto">
<li>A free and Open Source Methodology and Library for making very structured VHDL-based testbenches.</li>
</ul>
</li>
<li><a href="https://github.com/verilator/verilator">verilator</a>
<ul dir="auto">
<li>SystemVerilog simulator and lint system.</li>
</ul>
</li>
<li><a href="https://github.com/VUnit/vunit">vunit</a>
<ul dir="auto">
<li>Unit testing framework for VHDL/SystemVerilog</li>
</ul>
</li>
<li><a href="https://github.com/Xyce/Xyce">xyce</a>
<ul dir="auto">
<li>Parallel spice simulator from Sandia national labs</li>
</ul>
</li>
</ul>
<h2 dir="auto"><a id="user-content-waveform-viewers" aria-hidden="true" href="#waveform-viewers"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>Waveform viewers</h2>
<ul dir="auto">
<li><a href="https://github.com/gtkwave/gtkwave">gtkwave</a>
<ul dir="auto">
<li>GTK+ based VCD waveform viewer</li>
</ul>
</li>
<li><a href="https://github.com/shioyadan/Konata">konata</a>
<ul dir="auto">
<li>Instruction pipeline visualizer for Gem5</li>
</ul>
</li>
<li><a href="https://github.com/sigrokproject">sigrok</a>
<ul dir="auto">
<li>Portable, cross-platform, sinal analysis software suite (logic analyzers, scopes, multimeters, and more)</li>
</ul>
</li>
<li><a href="https://github.com/pieter3d/simview">simview</a>
<ul dir="auto">
<li>Text-based SystemVerilog design browser and waveform viewer</li>
</ul>
</li>
<li><a href="https://github.com/Ben1152000/sootty">sootty</a>
<ul dir="auto">
<li>Command-line tool for displaying vcd waveforms</li>
</ul>
</li>
</ul>
<h2 dir="auto"><a id="user-content-benchmark-circuits" aria-hidden="true" href="#benchmark-circuits"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>Benchmark Circuits</h2>
<ul dir="auto">
<li><a href="https://github.com/lsils/benchmarks">epfl-benchmarks</a>
<ul dir="auto">
<li>Combinational Benchmark Suite for logic synthesis</li>
</ul>
</li>
<li><a href="https://github.com/bespoke-silicon-group/bsg_pipeclean_suite">bsg_pipeclean_suite</a>
<ul dir="auto">
<li>Collection of designs used to stress test new CAD flows</li>
</ul>
</li>
<li><a href="https://github.com/olofk/corescore">corescore</a>
<ul dir="auto">
<li>Benchmark for FPGAs and their synthesis/P&amp;R tools</li>
</ul>
</li>
<li><a href="https://github.com/ieee-ceda-datc/RDF-2019">rdf-2019</a>
<ul dir="auto">
<li>IEEE CEDA eda benchmark flow</li>
</ul>
</li>
<li><a href="https://github.com/PrincetonUniversity/OPDB">opdb</a>
<ul dir="auto">
<li>Princeton design benchmark generators</li>
</ul>
</li>
<li><a href="https://github.com/chipsalliance/sv-tests">sv-tests</a>
<ul dir="auto">
<li>SystemVerilog compliance test suite</li>
</ul>
</li>
</ul>
<h2 dir="auto"><a id="user-content-documentation" aria-hidden="true" href="#documentation"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>Documentation</h2>
<ul dir="auto">
<li><a href="https://github.com/FreeCAD/FreeCAD">freecad</a>
<ul dir="auto">
<li>3D parametric CAD for building models of components for KiCad 3D preview (also enclosures)</li>
</ul>
</li>
<li><a href="https://github.com/xflr6/graphviz">graphviz</a>
<ul dir="auto">
<li>Python library for graph cration and rendering in DOT language</li>
</ul>
</li>
<li><a href="https://github.com/nturley/netlistsvg">netlistsvg</a>
<ul dir="auto">
<li>draws an SVG schematic from a JSON netlist</li>
</ul>
</li>
<li><a href="https://github.com/yaqwsx/PcbDraw">pcbdraw</a>
<ul dir="auto">
<li>Convert KiCAD board into 2D drawing suitable for pinout diagrams</li>
</ul>
</li>
<li><a href="https://github.com/yaqwsx/Pinion">pinion</a>
<ul dir="auto">
<li>Generate interactive Diagrams for your PCBs</li>
</ul>
</li>
<li><a href="https://github.com/j0ono0/pinout">pinout</a>
<ul dir="auto">
<li>Python package that generates hardware pinout diagrams as SVG images</li>
</ul>
</li>
<li><a href="https://github.com/sphinx-doc/sphinx">sphinx</a>
<ul dir="auto">
<li>Document builder</li>
</ul>
</li>
<li><a href="https://github.com/SymbiFlow/sphinx-verilog-domain">sphinx-verilog-domain</a>
<ul dir="auto">
<li>Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.</li>
</ul>
</li>
<li><a href="https://github.com/SymbiFlow/sphinxcontrib-hdl-diagrams">sphinxcontrib-hdl-diagrams</a>
<ul dir="auto">
<li>Sphinx plugin to automatically generate diagrams from RTL.</li>
</ul>
</li>
<li><a href="https://github.com/kevinpt/symbolator">symbolator</a>
<ul dir="auto">
<li>HDL symbol generator</li>
</ul>
</li>
<li><a href="https://github.com/wavedrom/wavedrom">wavedrom</a>
<ul dir="auto">
<li>Digital timing diagram rendering engine</li>
</ul>
</li>
<li><a href="https://github.com/wallento/wavedrompy">wavedrompy</a>
<ul dir="auto">
<li>Python comptabled Wavedrom module</li>
<li>Python compatible Wavedrom module</li>
</ul>
</li>
<li><a href="https://github.com/LudwigCRON/undulate">undulate</a>
<ul dir="auto">
<li>Python compatible wavedrom module with extensions and console rendering support</li>
</ul>
</li>
</ul>
<h2 dir="auto"><a id="user-content-other-awesome-lists" aria-hidden="true" href="#other-awesome-lists"><svg viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path fill-rule="evenodd" d="M7.775 3.275a.75.75 0 001.06 1.06l1.25-1.25a2 2 0 112.83 2.83l-2.5 2.5a2 2 0 01-2.83 0 .75.75 0 00-1.06 1.06 3.5 3.5 0 004.95 0l2.5-2.5a3.5 3.5 0 00-4.95-4.95l-1.25 1.25zm-4.69 9.64a2 2 0 010-2.83l2.5-2.5a2 2 0 012.83 0 .75.75 0 001.06-1.06 3.5 3.5 0 00-4.95 0l-2.5 2.5a3.5 3.5 0 004.95 4.95l1.25-1.25a.75.75 0 00-1.06-1.06l-1.25 1.25a2 2 0 01-2.83 0z"></path></svg></a>Other Awesome Lists</h2>
<ul dir="auto">
<li><a href="https://github.com/ben-marshall/awesome-open-hardware-verification">ben-marshall</a>
<ul dir="auto">
<li>Hardware verification</li>
</ul>
</li>
<li><a href="https://github.com/clin99/awesome-eda">clin99</a>
<ul dir="auto">
<li>EDA projects</li>
</ul>
</li>
<li><a href="https://github.com/delftopenhardware/awesome-open-hardware">delftopenhardware</a>
<ul dir="auto">
<li>Open hardware materials</li>
</ul>
</li>
<li><a href="https://github.com/hdl/awesome">hdl</a>
<ul dir="auto">
<li>Hardware description resources</li>
</ul>
</li>
<li><a href="https://github.com/pkuzjx/eda-collection">pkuzjx</a>
<ul dir="auto">
<li>Open source EDA resources</li>
</ul>
</li>
<li><a href="https://github.com/drom/awesome-hdl">drom</a>
<ul dir="auto">
<li>HDL languages</li>
</ul>
</li>
<li><a href="https://github.com/mattvenn/awesome-opensource-asic-resources">mattvenn</a>
<ul dir="auto">
<li>ASIC resources</li>
</ul>
</li>
<li><a href="https://github.com/aolofsson/awesome-semiconductor-startups">semiconduoctor-startups</a>
<ul dir="auto">
<li>Semiconductor startups</li>
</ul>
</li>
</ul>
</article>
          </div></div>
  </body>
</html>
