TimeQuest Timing Analyzer report for Final_Project
Tue Dec 08 19:49:27 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 20. Slow 1200mV 85C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 24. Slow 1200mV 85C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'VGA_CLK'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Summary
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 47. Slow 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 50. Slow 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 51. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 53. Slow 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 54. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 55. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 57. Slow 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Propagation Delay
 67. Minimum Propagation Delay
 68. Output Enable Times
 69. Minimum Output Enable Times
 70. Output Disable Times
 71. Minimum Output Disable Times
 72. Slow 1200mV 0C Model Metastability Summary
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 79. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 80. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 82. Fast 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 83. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 85. Fast 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 86. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 87. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 88. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 89. Fast 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 94. Setup Times
 95. Hold Times
 96. Clock to Output Times
 97. Minimum Clock to Output Times
 98. Propagation Delay
 99. Minimum Propagation Delay
100. Output Enable Times
101. Minimum Output Enable Times
102. Output Disable Times
103. Minimum Output Disable Times
104. Fast 1200mV 0C Model Metastability Summary
105. Multicorner Timing Analysis Summary
106. Setup Times
107. Hold Times
108. Clock to Output Times
109. Minimum Clock to Output Times
110. Propagation Delay
111. Minimum Propagation Delay
112. Board Trace Model Assignments
113. Input Transition Times
114. Signal Integrity Metrics (Slow 1200mv 0c Model)
115. Signal Integrity Metrics (Slow 1200mv 85c Model)
116. Signal Integrity Metrics (Fast 1200mv 0c Model)
117. Setup Transfers
118. Hold Transfers
119. Recovery Transfers
120. Removal Transfers
121. Report TCCS
122. Report RSKM
123. Unconstrained Paths
124. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; Final_Project                                      ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.25        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  62.5%      ;
;     Processor 3            ;  37.5%      ;
;     Processor 4            ;  25.0%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; nios_system/synthesis/submodules/altera_reset_controller.sdc      ; OK     ; Tue Dec 08 19:49:20 2015 ;
; nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.sdc ; OK     ; Tue Dec 08 19:49:20 2015 ;
; Final_Project.sdc                                                 ; OK     ; Tue Dec 08 19:49:20 2015 ;
+-------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                 ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; Clock Name                            ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                  ; Targets                                   ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+
; altera_reserved_tck                   ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { altera_reserved_tck }                   ;
; CLOCK_50                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                         ; { CLOCK_50 }                              ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; nios_system|sdram_pll|sd1|pll7|inclk[0] ; { nios_system|sdram_pll|sd1|pll7|clk[0] } ;
; nios_system|sdram_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; nios_system|sdram_pll|sd1|pll7|inclk[0] ; { nios_system|sdram_pll|sd1|pll7|clk[1] } ;
; VGA_CLK                               ; Generated ; 40.000  ; 25.0 MHz  ; 0.000  ; 20.000 ;            ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; CLOCK_50                                ; { VGA_CLK }                               ;
+---------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+-----------+-----------------+---------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                            ; Note ;
+-----------+-----------------+---------------------------------------+------+
; 16.18 MHz ; 16.18 MHz       ; CLOCK_50                              ;      ;
; 72.5 MHz  ; 72.5 MHz        ; nios_system|sdram_pll|sd1|pll7|clk[0] ;      ;
; 74.24 MHz ; 74.24 MHz       ; altera_reserved_tck                   ;      ;
+-----------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                             ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; CLOCK_50                              ; -41.823 ; -3543.829     ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; -41.584 ; -1984.209     ;
; altera_reserved_tck                   ; 43.265  ; 0.000         ;
+---------------------------------------+---------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                            ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.279 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.388 ; 0.000         ;
; altera_reserved_tck                   ; 0.402 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                         ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 13.711 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 14.047 ; 0.000         ;
; altera_reserved_tck                   ; 46.807 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                         ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; altera_reserved_tck                   ; 1.011 ; 0.000         ;
; CLOCK_50                              ; 1.514 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 4.410 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary              ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 4.748  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.699  ; 0.000         ;
; VGA_CLK                               ; 35.790 ; 0.000         ;
; altera_reserved_tck                   ; 49.560 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                             ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -41.823 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 61.728     ;
; -41.821 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 61.726     ;
; -41.817 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 61.722     ;
; -41.815 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 61.720     ;
; -41.643 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 61.551     ;
; -41.637 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 61.545     ;
; -41.624 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 61.529     ;
; -41.618 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 61.523     ;
; -41.550 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 61.457     ;
; -41.544 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 61.451     ;
; -41.507 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 61.412     ;
; -41.501 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 61.406     ;
; -41.354 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 61.259     ;
; -41.348 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 61.253     ;
; -40.603 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 60.510     ;
; -40.597 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 60.504     ;
; -39.381 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 59.287     ;
; -39.379 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 59.285     ;
; -39.201 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 59.110     ;
; -39.182 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 59.088     ;
; -39.138 ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.595     ;
; -39.138 ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.595     ;
; -39.138 ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.595     ;
; -39.138 ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.595     ;
; -39.138 ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.595     ;
; -39.138 ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.595     ;
; -39.138 ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.595     ;
; -39.138 ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.595     ;
; -39.138 ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.595     ;
; -39.108 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 59.016     ;
; -39.092 ; blittera:blittera|counter[15]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.543     ; 58.567     ;
; -39.087 ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.544     ;
; -39.087 ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.544     ;
; -39.087 ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.544     ;
; -39.087 ; blittera:blittera|y_dim[6]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.544     ;
; -39.087 ; blittera:blittera|x_dim[9]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.544     ;
; -39.087 ; blittera:blittera|x_dim[9]~_Duplicate_1 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.544     ;
; -39.086 ; blittera:blittera|counter[15]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.543     ; 58.561     ;
; -39.083 ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.137     ;
; -39.083 ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.137     ;
; -39.083 ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.137     ;
; -39.083 ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.137     ;
; -39.083 ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.137     ;
; -39.083 ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.137     ;
; -39.083 ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.137     ;
; -39.083 ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.137     ;
; -39.083 ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.137     ;
; -39.079 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 58.985     ;
; -39.077 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 58.983     ;
; -39.065 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 58.971     ;
; -39.050 ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.507     ;
; -39.050 ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.507     ;
; -39.050 ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.507     ;
; -39.050 ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.507     ;
; -39.050 ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.507     ;
; -39.050 ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.507     ;
; -39.050 ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.507     ;
; -39.050 ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.507     ;
; -39.050 ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.507     ;
; -39.049 ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.506     ;
; -39.049 ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.506     ;
; -39.049 ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.506     ;
; -39.049 ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.506     ;
; -39.049 ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.506     ;
; -39.049 ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.506     ;
; -39.049 ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.506     ;
; -39.049 ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.506     ;
; -39.049 ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.506     ;
; -39.032 ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.086     ;
; -39.032 ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.086     ;
; -39.032 ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.086     ;
; -39.032 ; blittera:blittera|y_dim[6]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.086     ;
; -39.032 ; blittera:blittera|x_dim[9]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.086     ;
; -39.032 ; blittera:blittera|x_dim[9]~_Duplicate_1 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.036      ; 59.086     ;
; -39.020 ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 59.073     ;
; -39.020 ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 59.073     ;
; -39.020 ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 59.073     ;
; -39.020 ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 59.073     ;
; -39.020 ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 59.073     ;
; -39.020 ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 59.073     ;
; -39.020 ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 59.073     ;
; -39.020 ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 59.073     ;
; -39.020 ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 59.073     ;
; -38.999 ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.456     ;
; -38.999 ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.456     ;
; -38.999 ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.456     ;
; -38.999 ; blittera:blittera|y_dim[6]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.456     ;
; -38.999 ; blittera:blittera|x_dim[9]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.456     ;
; -38.999 ; blittera:blittera|x_dim[9]~_Duplicate_1 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.456     ;
; -38.998 ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.455     ;
; -38.998 ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.455     ;
; -38.998 ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.455     ;
; -38.998 ; blittera:blittera|y_dim[6]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.455     ;
; -38.998 ; blittera:blittera|x_dim[9]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.455     ;
; -38.998 ; blittera:blittera|x_dim[9]~_Duplicate_1 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.439      ; 59.455     ;
; -38.993 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 58.899     ;
; -38.991 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 58.897     ;
; -38.969 ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 59.022     ;
; -38.969 ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 59.022     ;
; -38.969 ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.035      ; 59.022     ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                          ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -41.584 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.825     ; 58.777     ;
; -41.582 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.825     ; 58.775     ;
; -41.579 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.858     ; 58.739     ;
; -41.577 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.858     ; 58.737     ;
; -41.404 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.822     ; 58.600     ;
; -41.399 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.855     ; 58.562     ;
; -41.385 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.825     ; 58.578     ;
; -41.380 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.858     ; 58.540     ;
; -41.337 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 58.572     ;
; -41.335 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 58.570     ;
; -41.312 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 58.519     ;
; -41.311 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.823     ; 58.506     ;
; -41.310 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 58.517     ;
; -41.306 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.856     ; 58.468     ;
; -41.294 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 58.496     ;
; -41.292 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 58.494     ;
; -41.268 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.825     ; 58.461     ;
; -41.263 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.858     ; 58.423     ;
; -41.180 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 58.415     ;
; -41.178 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 58.413     ;
; -41.157 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.780     ; 58.395     ;
; -41.143 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.781     ; 58.380     ;
; -41.141 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.781     ; 58.378     ;
; -41.138 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 58.373     ;
; -41.132 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.808     ; 58.342     ;
; -41.115 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.825     ; 58.308     ;
; -41.114 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.813     ; 58.319     ;
; -41.113 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 58.320     ;
; -41.110 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.858     ; 58.270     ;
; -41.095 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 58.297     ;
; -41.064 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.781     ; 58.301     ;
; -41.039 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.809     ; 58.248     ;
; -41.021 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 58.256     ;
; -41.021 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.814     ; 58.225     ;
; -41.000 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.780     ; 58.238     ;
; -40.997 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 58.232     ;
; -40.996 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 58.203     ;
; -40.995 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 58.230     ;
; -40.981 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 58.216     ;
; -40.978 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 58.180     ;
; -40.963 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.778     ; 58.203     ;
; -40.944 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.781     ; 58.181     ;
; -40.907 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.781     ; 58.144     ;
; -40.884 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 58.091     ;
; -40.882 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 58.089     ;
; -40.870 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.779     ; 58.109     ;
; -40.868 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 58.103     ;
; -40.864 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 58.099     ;
; -40.847 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 58.049     ;
; -40.845 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 58.047     ;
; -40.843 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 58.050     ;
; -40.827 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.781     ; 58.064     ;
; -40.825 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 58.027     ;
; -40.820 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 58.023     ;
; -40.820 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.843     ; 57.995     ;
; -40.818 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 58.021     ;
; -40.818 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.843     ; 57.993     ;
; -40.817 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.780     ; 58.055     ;
; -40.798 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 58.033     ;
; -40.729 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 57.964     ;
; -40.727 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 57.962     ;
; -40.724 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.781     ; 57.961     ;
; -40.711 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 57.946     ;
; -40.704 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.808     ; 57.914     ;
; -40.691 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 57.893     ;
; -40.689 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 57.891     ;
; -40.685 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 57.892     ;
; -40.681 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 57.916     ;
; -40.674 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.781     ; 57.911     ;
; -40.671 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 57.873     ;
; -40.669 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 57.871     ;
; -40.667 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.813     ; 57.872     ;
; -40.648 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 57.850     ;
; -40.640 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.812     ; 57.846     ;
; -40.640 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.840     ; 57.818     ;
; -40.637 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 57.844     ;
; -40.635 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 57.842     ;
; -40.621 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 57.824     ;
; -40.621 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.843     ; 57.796     ;
; -40.611 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.809     ; 57.820     ;
; -40.574 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.814     ; 57.778     ;
; -40.570 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.818     ; 57.770     ;
; -40.568 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.811     ; 57.775     ;
; -40.568 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.818     ; 57.768     ;
; -40.549 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.780     ; 57.787     ;
; -40.547 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.813     ; 57.752     ;
; -40.547 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.841     ; 57.724     ;
; -40.532 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.818     ; 57.732     ;
; -40.531 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 57.733     ;
; -40.530 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 57.765     ;
; -40.530 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.818     ; 57.730     ;
; -40.528 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.783     ; 57.763     ;
; -40.511 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.813     ; 57.716     ;
; -40.504 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.815     ; 57.707     ;
; -40.504 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.843     ; 57.679     ;
; -40.495 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.830     ; 57.683     ;
; -40.493 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.830     ; 57.681     ;
; -40.492 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 57.694     ;
; -40.491 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.813     ; 57.696     ;
; -40.472 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.816     ; 57.674     ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 6.855      ;
; 43.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 6.710      ;
; 43.575 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 6.526      ;
; 43.632 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 6.488      ;
; 43.660 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 6.441      ;
; 43.866 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 6.210      ;
; 43.946 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 6.147      ;
; 43.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 6.131      ;
; 44.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 6.055      ;
; 44.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.068      ; 5.917      ;
; 44.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 5.838      ;
; 44.321 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 5.791      ;
; 44.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 5.732      ;
; 44.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.092      ; 5.682      ;
; 44.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 5.677      ;
; 44.580 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 5.532      ;
; 44.677 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.059      ; 5.400      ;
; 44.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 5.389      ;
; 44.945 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 5.176      ;
; 45.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 4.788      ;
; 46.108 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 4.006      ;
; 46.243 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 3.861      ;
; 46.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 3.532      ;
; 46.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 3.505      ;
; 46.639 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 3.474      ;
; 46.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 3.471      ;
; 46.815 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.111      ; 3.314      ;
; 46.926 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 3.209      ;
; 46.991 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.088      ; 3.115      ;
; 47.165 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 2.897      ;
; 47.255 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.124      ; 2.887      ;
; 47.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.086      ; 2.697      ;
; 47.628 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 2.474      ;
; 48.014 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.050      ; 2.054      ;
; 49.142 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 0.963      ;
; 90.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.353      ;
; 90.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.352      ;
; 90.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.352      ;
; 90.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.351      ;
; 90.586 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.351      ;
; 90.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.350      ;
; 90.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.350      ;
; 90.749 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.188      ;
; 90.749 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.188      ;
; 90.750 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.187      ;
; 90.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.186      ;
; 90.751 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.186      ;
; 90.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.185      ;
; 90.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.185      ;
; 90.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.185      ;
; 90.753 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 9.184      ;
; 91.035 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.854      ;
; 91.072 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.859      ;
; 91.073 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.858      ;
; 91.073 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.858      ;
; 91.074 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.857      ;
; 91.074 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.857      ;
; 91.075 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.856      ;
; 91.075 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.856      ;
; 91.076 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.833      ;
; 91.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.807      ;
; 91.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.690      ;
; 91.200 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.689      ;
; 91.201 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.688      ;
; 91.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.687      ;
; 91.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.685      ;
; 91.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.684      ;
; 91.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.684      ;
; 91.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.682      ;
; 91.210 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.679      ;
; 91.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.678      ;
; 91.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.678      ;
; 91.213 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.676      ;
; 91.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.675      ;
; 91.215 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.674      ;
; 91.215 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 8.674      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.694      ;
; 91.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.694      ;
; 91.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.693      ;
; 91.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.692      ;
; 91.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.692      ;
; 91.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.691      ;
; 91.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.691      ;
; 91.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.691      ;
; 91.241 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 8.690      ;
; 91.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.652      ;
; 91.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.652      ;
; 91.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.652      ;
; 91.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.651      ;
; 91.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.651      ;
; 91.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.651      ;
; 91.259 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.650      ;
; 91.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.649      ;
; 91.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.648      ;
; 91.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.648      ;
; 91.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.647      ;
; 91.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.647      ;
; 91.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.647      ;
; 91.262 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 8.647      ;
; 91.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 8.683      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.461      ; 0.962      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.000      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.001      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.001      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.009      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a82~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 1.002      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.006      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.003      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.015      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.013      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.008      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.016      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.011      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a80~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.017      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.019      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.013      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.014      ;
; 0.350 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.015      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.447      ; 1.022      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.035      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.450      ; 1.025      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.019      ;
; 0.354 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.018      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.025      ;
; 0.358 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.022      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.449      ; 1.029      ;
; 0.358 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.023      ;
; 0.359 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[23] ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.029      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.460      ; 1.041      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.024      ;
; 0.360 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.025      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.022      ;
; 0.361 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.019      ;
; 0.362 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.026      ;
; 0.364 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.028      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.028      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.035      ;
; 0.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 1.028      ;
; 0.366 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.030      ;
; 0.367 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.031      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.455      ; 1.045      ;
; 0.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 1.045      ;
; 0.369 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.033      ;
; 0.369 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.039      ;
; 0.370 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.021      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.448      ; 1.051      ;
; 0.382 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.045      ;
; 0.383 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.046      ;
; 0.385 ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                        ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                         ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.443      ; 1.052      ;
; 0.388 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.052      ;
; 0.390 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a5~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.439      ; 1.051      ;
; 0.390 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.054      ;
; 0.390 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.054      ;
; 0.392 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 1.050      ;
; 0.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.056      ;
; 0.393 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                                                                                                                     ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.441      ; 1.056      ;
; 0.395 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 1.046      ;
; 0.397 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.444      ; 1.063      ;
; 0.397 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.061      ;
; 0.399 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                                                                                                                                                          ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.432      ; 1.053      ;
; 0.400 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                         ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                         ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 0.669      ;
; 0.400 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 1.064      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                             ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                             ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                               ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                               ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                            ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                           ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                            ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                               ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.388 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]  ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]  ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address  ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                         ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address  ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                         ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                       ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.422 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.687      ;
; 0.430 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.446 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.711      ;
; 0.462 ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.727      ;
; 0.463 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.729      ;
; 0.471 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.736      ;
; 0.545 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.810      ;
; 0.557 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.823      ;
; 0.563 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.828      ;
; 0.592 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[26] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.857      ;
; 0.594 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[15] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.859      ;
; 0.596 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[25] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.861      ;
; 0.599 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[24] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.864      ;
; 0.602 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[5]  ; nios_system:nios_system|nios_system_sdram:sdram|active_data[5]                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.866      ;
; 0.603 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[4]  ; nios_system:nios_system|nios_system_sdram:sdram|active_data[4]                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.867      ;
; 0.617 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[19] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.882      ;
; 0.617 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[9]  ; nios_system:nios_system|nios_system_sdram:sdram|active_data[9]                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.884      ;
; 0.618 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[14] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.883      ;
; 0.618 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[12] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[12]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.883      ;
; 0.620 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[11] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[11]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.887      ;
; 0.626 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[7]  ; nios_system:nios_system|nios_system_sdram:sdram|active_data[7]                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.890      ;
; 0.628 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.894      ;
; 0.636 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                         ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.901      ;
; 0.637 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.903      ;
; 0.641 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.906      ;
; 0.648 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                        ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.914      ;
; 0.657 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                        ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.923      ;
; 0.660 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                        ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.926      ;
; 0.664 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.929      ;
; 0.664 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.929      ;
; 0.665 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.930      ;
; 0.668 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.933      ;
; 0.674 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.939      ;
; 0.676 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.941      ;
; 0.676 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.941      ;
; 0.679 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.944      ;
; 0.680 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.946      ;
; 0.680 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.945      ;
; 0.682 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.948      ;
; 0.696 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.961      ;
; 0.706 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.972      ;
; 0.708 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.974      ;
; 0.708 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.974      ;
; 0.711 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.976      ;
; 0.715 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[12] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[12]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.980      ;
; 0.718 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[24] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.983      ;
; 0.719 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[13] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[13]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.984      ;
; 0.726 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.728 ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.993      ;
; 0.730 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.995      ;
; 0.740 ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.005      ;
; 0.742 ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.007      ;
; 0.747 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.012      ;
; 0.750 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[27] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[27]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.015      ;
; 0.750 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[15] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.015      ;
; 0.752 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[14] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.017      ;
; 0.753 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.018      ;
; 0.754 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.020      ;
; 0.756 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[26] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.021      ;
; 0.771 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.036      ;
; 0.772 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.037      ;
; 0.773 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.038      ;
; 0.774 ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 1.037      ;
; 0.780 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 1.046      ;
; 0.782 ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 1.045      ;
; 0.784 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.049      ;
; 0.799 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[10] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[10]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.800 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.065      ;
; 0.801 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[13] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[13]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 1.066      ;
; 0.801 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[10] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[10]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 1.068      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.414 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.697      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 0.701      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 0.703      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 0.702      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 0.702      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.095      ; 0.705      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 0.704      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.694      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.693      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.694      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.694      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.711 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 6.440      ;
; 13.711 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 6.440      ;
; 13.711 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 6.440      ;
; 13.711 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 6.440      ;
; 13.711 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 6.440      ;
; 13.711 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 6.440      ;
; 13.711 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 6.440      ;
; 13.711 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.209      ; 6.440      ;
; 13.925 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[8]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 5.954      ;
; 13.925 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.139     ; 5.954      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.975      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.975      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|read_latency_shift_reg[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.975      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.975      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.975      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.974      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|wait_latency_counter[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.974      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|read_latency_shift_reg[0]                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.974      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.974      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.974      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.971      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.971      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[13]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.966      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.114     ; 5.972      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[11]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.966      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[11]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.966      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[11]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.966      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[11]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.966      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[10]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.965      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[9]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.965      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.971      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[8]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.965      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[6]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.965      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[6]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.971      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.113     ; 5.973      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.966      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sw_to_hw:sw_to_hw|data_out[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.123     ; 5.963      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|av_readdata_pre[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.966      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[2]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.966      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.966      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[2]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.966      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.120     ; 5.966      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|av_readdata_pre[1]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.964      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.122     ; 5.964      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.974      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_w_s1_translator|av_readdata_pre[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.974      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|prev_reset                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.974      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.115     ; 5.971      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|wait_latency_counter[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.975      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|wait_latency_counter[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.975      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|data_out[8]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.965      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|data_out[10]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.965      ;
; 13.932 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|data_out[15]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.121     ; 5.965      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|read_latency_shift_reg[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.973      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.973      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.973      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|wait_latency_counter[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.973      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|wait_latency_counter[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.973      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.974      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.973      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.973      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.973      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.973      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|read_latency_shift_reg[0]                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.974      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[0]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.974      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_data_s1_agent_rsp_fifo|mem_used[1]                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.974      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.974      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|wait_latency_counter[1]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.111     ; 5.974      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|read_latency_shift_reg[0]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.973      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.973      ;
; 13.933 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.112     ; 5.973      ;
+--------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                          ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 14.047 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 5.594      ;
; 14.047 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.254     ; 5.594      ;
; 14.049 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.257     ; 5.589      ;
; 14.049 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.282     ; 5.564      ;
; 14.050 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.261     ; 5.584      ;
; 14.055 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 5.707      ;
; 14.055 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 5.707      ;
; 14.057 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 5.702      ;
; 14.057 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.171     ; 5.677      ;
; 14.057 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 5.598      ;
; 14.057 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 5.598      ;
; 14.058 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 5.697      ;
; 14.062 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.122     ; 5.721      ;
; 14.065 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 5.711      ;
; 14.065 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 5.711      ;
; 14.071 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.203     ; 5.621      ;
; 14.071 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.203     ; 5.621      ;
; 14.071 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[7]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.203     ; 5.621      ;
; 14.072 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[27]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.202     ; 5.621      ;
; 14.072 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[26]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.202     ; 5.621      ;
; 14.072 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[25]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.202     ; 5.621      ;
; 14.073 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[6]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 5.610      ;
; 14.073 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[5]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.212     ; 5.610      ;
; 14.073 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 5.587      ;
; 14.073 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.244     ; 5.578      ;
; 14.074 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[12]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.215     ; 5.606      ;
; 14.074 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[10]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.215     ; 5.606      ;
; 14.075 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.227     ; 5.593      ;
; 14.075 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.227     ; 5.593      ;
; 14.075 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.227     ; 5.593      ;
; 14.075 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.227     ; 5.593      ;
; 14.075 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.232     ; 5.588      ;
; 14.077 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.256     ; 5.562      ;
; 14.079 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 5.734      ;
; 14.079 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 5.734      ;
; 14.079 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 5.734      ;
; 14.079 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 5.734      ;
; 14.080 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 5.734      ;
; 14.080 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 5.734      ;
; 14.080 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 5.734      ;
; 14.081 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 5.700      ;
; 14.081 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 5.723      ;
; 14.081 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 5.723      ;
; 14.081 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 5.691      ;
; 14.081 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 5.691      ;
; 14.081 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[29]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.194     ; 5.620      ;
; 14.082 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.719      ;
; 14.082 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.719      ;
; 14.082 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 5.696      ;
; 14.082 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 5.696      ;
; 14.082 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.197     ; 5.616      ;
; 14.083 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.706      ;
; 14.083 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.706      ;
; 14.083 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 5.701      ;
; 14.083 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.706      ;
; 14.083 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.706      ;
; 14.083 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 5.701      ;
; 14.083 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.706      ;
; 14.083 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 5.701      ;
; 14.083 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.199     ; 5.613      ;
; 14.083 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.199     ; 5.613      ;
; 14.084 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 5.669      ;
; 14.084 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 5.669      ;
; 14.085 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 5.675      ;
; 14.085 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 5.675      ;
; 14.085 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 5.675      ;
; 14.087 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[1]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.220     ; 5.588      ;
; 14.089 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 5.733      ;
; 14.089 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 5.733      ;
; 14.089 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.244     ; 5.562      ;
; 14.090 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 5.729      ;
; 14.091 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 5.726      ;
; 14.091 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 5.726      ;
; 14.095 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 5.701      ;
; 14.095 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 5.697      ;
; 14.095 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.717      ;
; 14.097 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 5.675      ;
; 14.097 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 5.584      ;
; 14.105 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 5.697      ;
; 14.266 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 5.446      ;
; 14.266 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 5.453      ;
; 14.266 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_20 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.157     ; 5.453      ;
; 14.266 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 5.450      ;
; 14.267 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_21 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.185     ; 5.424      ;
; 14.276 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 5.457      ;
; 14.276 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_22 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 5.457      ;
; 14.289 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_25 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.482      ;
; 14.289 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_26 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.482      ;
; 14.289 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_27 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.482      ;
; 14.290 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_5  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 5.471      ;
; 14.290 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_6  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 5.471      ;
; 14.290 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_7  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 5.480      ;
; 14.290 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_8  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 5.456      ;
; 14.290 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_9  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 5.456      ;
; 14.290 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_10 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 5.468      ;
; 14.290 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_12 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 5.468      ;
; 14.290 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_15 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 5.456      ;
; 14.290 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_24 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 5.456      ;
; 14.290 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_28 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 5.480      ;
; 14.290 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_30 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 5.480      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.807 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 3.327      ;
; 46.917 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.181      ;
; 48.226 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 1.881      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.349      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.349      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.349      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.349      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 5.349      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.566 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.364      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.349      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.349      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.349      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.349      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.349      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.349      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.349      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.352      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.352      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.352      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.352      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.352      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.352      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.352      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 5.352      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.353      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.353      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.353      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.353      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.353      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.353      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.353      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.362      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.362      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.362      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.362      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.362      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.362      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.362      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.340      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.340      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.344      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.344      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.344      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.343      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 5.343      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.340      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.340      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.340      ;
; 94.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.340      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 5.320      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.322      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.322      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.322      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 5.320      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 5.320      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 5.320      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 5.320      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 5.320      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 5.320      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 5.320      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.130     ; 5.320      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.341      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.341      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.341      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.341      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.341      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.322      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.322      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.322      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.322      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.322      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.322      ;
; 94.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.322      ;
; 94.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.356      ;
; 94.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.356      ;
; 94.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.356      ;
; 94.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.356      ;
; 94.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.356      ;
; 94.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.356      ;
; 94.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.356      ;
; 94.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.340      ;
; 94.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.340      ;
; 94.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.340      ;
; 94.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.340      ;
; 94.569 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.340      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.277      ;
; 1.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.469      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.525      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.525      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.525      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.525      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.525      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.525      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.525      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.525      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.525      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.525      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.525      ;
; 1.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 1.525      ;
; 1.462 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.726      ;
; 1.462 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.726      ;
; 1.462 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.726      ;
; 1.462 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.726      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.745      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.745      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.745      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.745      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.745      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.745      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.745      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.745      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.745      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.745      ;
; 1.486 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.745      ;
; 1.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.999      ;
; 1.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.999      ;
; 1.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.999      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.740 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.000      ;
; 1.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.017      ;
; 1.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.017      ;
; 1.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.017      ;
; 1.765 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.017      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.045      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.045      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.045      ;
; 2.058 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 2.335      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.701 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.007      ;
; 2.703 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.010      ;
; 2.703 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.010      ;
; 2.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.262      ;
; 2.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.262      ;
; 2.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.262      ;
; 2.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.262      ;
; 2.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.262      ;
; 2.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.262      ;
; 2.955 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.121      ; 3.262      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.267      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.267      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.267      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.267      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.267      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.267      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.267      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.267      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.267      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.267      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.267      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.267      ;
; 2.959 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.267      ;
; 4.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.491      ; 5.116      ;
; 4.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.491      ; 5.116      ;
; 4.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.491      ; 5.116      ;
; 4.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.491      ; 5.116      ;
; 4.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.491      ; 5.116      ;
; 4.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.491      ; 5.116      ;
; 4.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.497      ; 5.124      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.514 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.774      ;
; 1.514 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.774      ;
; 1.514 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.774      ;
; 1.514 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.774      ;
; 1.514 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.774      ;
; 1.514 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.774      ;
; 1.514 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.774      ;
; 1.514 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.774      ;
; 1.514 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 1.774      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.535 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.089      ; 1.810      ;
; 1.537 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.818      ;
; 1.537 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.818      ;
; 1.537 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.818      ;
; 1.537 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.818      ;
; 1.537 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.818      ;
; 1.537 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.095      ; 1.818      ;
; 1.564 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.844      ;
; 1.564 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.844      ;
; 1.564 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.844      ;
; 1.564 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.844      ;
; 1.564 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.844      ;
; 1.564 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.844      ;
; 1.564 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.844      ;
; 1.564 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.844      ;
; 1.564 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.844      ;
; 1.564 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.844      ;
; 1.564 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.844      ;
; 1.564 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.094      ; 1.844      ;
; 1.571 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.849      ;
; 1.571 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.849      ;
; 1.571 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.849      ;
; 1.571 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.849      ;
; 1.571 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.849      ;
; 1.571 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.092      ; 1.849      ;
; 1.837 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.106      ;
; 1.837 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.106      ;
; 1.837 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.106      ;
; 1.837 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.106      ;
; 1.837 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.106      ;
; 1.837 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.106      ;
; 1.837 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.106      ;
; 1.837 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.106      ;
; 1.837 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.106      ;
; 1.837 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.106      ;
; 1.837 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.106      ;
; 1.837 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.083      ; 2.106      ;
; 4.951 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 5.645      ;
; 4.951 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[19]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 5.645      ;
; 4.951 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[18]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 5.645      ;
; 4.951 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[17]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 5.645      ;
; 4.951 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 5.645      ;
; 4.951 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 5.645      ;
; 4.951 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 5.645      ;
; 4.951 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 5.645      ;
; 4.951 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 5.645      ;
; 4.951 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 5.645      ;
; 4.954 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 5.655      ;
; 4.964 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 5.652      ;
; 4.964 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 5.652      ;
; 4.964 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 5.652      ;
; 4.964 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 5.652      ;
; 4.964 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 5.652      ;
; 4.964 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 5.652      ;
; 4.964 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 5.652      ;
; 4.964 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 5.652      ;
; 4.964 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.502      ; 5.652      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_src2_use_imm                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.122      ; 5.669      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[11]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 5.663      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[9]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 5.665      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[11]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 5.663      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[7]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 5.662      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[9]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 5.663      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[6]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 5.657      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[8]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 5.663      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[5]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 5.662      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[6]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 5.663      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[4]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.110      ; 5.657      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[11]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 5.664      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[10]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 5.664      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[9]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 5.664      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[8]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.117      ; 5.664      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[7]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 5.662      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[5]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 5.663      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[3]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 5.662      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_src_imm5_shift_rot                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.118      ; 5.665      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[2]                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 5.662      ;
; 5.361 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|F_pc[13]                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 5.662      ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 4.410 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 5.100      ;
; 4.410 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.504      ; 5.100      ;
; 4.791 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.111      ; 5.088      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 5.054      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 5.054      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 5.054      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 5.054      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 5.054      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 5.076      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.078      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.078      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.092      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 5.092      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.078      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.078      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.078      ;
; 4.822 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 5.078      ;
; 4.823 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 5.092      ;
; 4.824 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 5.044      ;
; 4.824 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 5.044      ;
; 4.824 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 5.044      ;
; 4.824 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 5.044      ;
; 4.824 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.034      ; 5.044      ;
; 4.825 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 5.038      ;
; 4.825 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 5.038      ;
; 4.825 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 5.038      ;
; 4.825 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 5.038      ;
; 4.825 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 5.038      ;
; 4.827 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.091      ;
; 4.827 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.091      ;
; 4.827 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.091      ;
; 4.827 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.091      ;
; 4.827 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.091      ;
; 4.827 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.091      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 5.089      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 5.089      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 5.089      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 5.089      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 5.089      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 5.089      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 5.083      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 5.103      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 5.103      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 5.103      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.092      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.092      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.092      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.092      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.092      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.092      ;
; 4.828 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 5.092      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 5.111      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.096      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.096      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.096      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.096      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.096      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 5.104      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 5.104      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.096      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 5.096      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.106      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 5.106      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 5.111      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 5.111      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 5.111      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 5.111      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.112      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.112      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.112      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.112      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.112      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 5.111      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.112      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.112      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.112      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.112      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 5.112      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 5.111      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.096      ; 5.111      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 5.110      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 5.110      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 5.110      ;
; 4.829 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.095      ; 5.110      ;
; 4.830 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.110      ;
; 4.830 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.110      ;
; 4.830 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.110      ;
; 4.830 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.110      ;
; 4.830 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.110      ;
; 4.830 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.110      ;
; 4.830 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.110      ;
; 4.830 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.110      ;
; 4.830 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.110      ;
; 4.830 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 5.110      ;
; 5.010 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 5.189      ;
; 5.026 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 5.200      ;
; 5.026 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_22                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 5.200      ;
; 5.034 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.027      ; 5.191      ;
; 5.035 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_3                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.020      ; 5.185      ;
; 5.035 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.022      ; 5.187      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.748 ; 4.968        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_controller:vgasync_instance|clkdiv                                                                                                                                                                                                                                                                                                        ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[1]                                                                                                                                                                                                                                                                                                                    ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[1]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[3]                                                                                                                                                                                                                                                                                                                    ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[3]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[5]                                                                                                                                                                                                                                                                                                                    ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[6]                                                                                                                                                                                                                                                                                                                    ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[9]                                                                                                                                                                                                                                                                                                                    ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[9]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[9]~_Duplicate_3                                                                                                                                                                                                                                                                                                       ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|y_dim[4]                                                                                                                                                                                                                                                                                                                    ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|y_dim[5]                                                                                                                                                                                                                                                                                                                    ;
; 4.789 ; 5.140        ; 0.351          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|y_dim[6]                                                                                                                                                                                                                                                                                                                    ;
; 4.828 ; 5.048        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                            ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                            ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                            ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                         ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                         ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff   ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff   ;
; 4.830 ; 5.050        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[0]                                                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                                                                                          ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                      ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[20]                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                     ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_rot_right                                                                                                                                                                                                                               ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_shift_logical                                                                                                                                                                                                                           ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                                                                         ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                                                                       ;
; 4.831 ; 5.051        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                   ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                      ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[10]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[15]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[16]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[17]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[19]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[23]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[24]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[25]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[26]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[27]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[29]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[31]                                                                                                                                                                                                                                     ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                      ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[8]                                                                                                                                                                                                                                      ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                      ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[1]                                                                                                                                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[28]                                                                                                                                                                                                                               ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[2]                                                                                                                                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[3]                                                                                                                                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[14]                                                                                                                                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[15]                                                                                                                                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[22]                                                                                                                                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[23]                                                                                                                                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ukd1:auto_generated|address_reg_a[0]                                                                                                                                                                                               ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ukd1:auto_generated|address_reg_a[1]                                                                                                                                                                                               ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ukd1:auto_generated|address_reg_a[2]                                                                                                                                                                                               ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_ukd1:auto_generated|address_reg_a[3]                                                                                                                                                                                               ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                                                                                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                                                                                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                                                                                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                                                                                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                                                                                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                                                                                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                                                                                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                                                                                                                                                                                                                           ;
; 4.832 ; 5.052        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[40]            ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51]            ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[41]            ;
; 9.703 ; 9.923        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[42]            ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[37]            ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[39]            ;
; 9.704 ; 9.924        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[16]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[17]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[18]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[19]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[28]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[29]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[30]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[31]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[16]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[17]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[18]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[19]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[28]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[29]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[30]            ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[31]            ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                                      ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                      ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                      ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                      ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                      ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                              ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                              ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]~_Duplicate_1                                                                              ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                              ;
; 9.707 ; 9.927        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]~_Duplicate_1                                                                              ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_cs_n                                                                                          ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                    ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[24]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[25]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[26]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[27]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[24]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[25]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[26]            ;
; 9.708 ; 9.928        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[27]            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[20]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[21]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                       ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[7]                                                                                       ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[12]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[13]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[16]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[23]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[27]                                                                                      ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[6]                                                                                       ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                           ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]~_Duplicate_1                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]~_Duplicate_1                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                              ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                                     ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[12]            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[13]            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[14]            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[15]            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[12]            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[13]            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[14]            ;
; 9.709 ; 9.929        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[15]            ;
; 9.710 ; 9.930        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[38]            ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44]            ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45]            ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46]            ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48]            ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50]            ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[40]            ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51]            ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                             ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[10]                                                                                      ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[11]                                                                                      ;
; 9.713 ; 9.933        ; 0.220          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[18]                                                                                      ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'VGA_CLK'                                ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 35.790 ; 40.000       ; 4.210          ; Port Rate ; VGA_CLK ; Rise       ; VGA_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.560 ; 49.795       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                                                                 ;
; 49.560 ; 49.795       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a14~portb_address_reg0                                                                                                                                                                 ;
; 49.560 ; 49.795       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                  ;
; 49.560 ; 49.795       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                                                                 ;
; 49.560 ; 49.795       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a82~portb_address_reg0                                                                                                                                                                 ;
; 49.561 ; 49.796       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a70~portb_address_reg0                                                                                                                                                                 ;
; 49.561 ; 49.796       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a78~portb_address_reg0                                                                                                                                                                 ;
; 49.562 ; 49.797       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~portb_address_reg0                                                                                                                                                                 ;
; 49.562 ; 49.797       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                                                                 ;
; 49.563 ; 49.798       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                                                                 ;
; 49.563 ; 49.798       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~portb_address_reg0                                                                                                                                                                 ;
; 49.563 ; 49.798       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                                                                 ;
; 49.563 ; 49.798       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~portb_address_reg0                                                                                                                                                                 ;
; 49.563 ; 49.798       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                                                                 ;
; 49.563 ; 49.798       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                                                                 ;
; 49.564 ; 49.799       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                                                                 ;
; 49.564 ; 49.799       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a74~portb_address_reg0                                                                                                                                                                 ;
; 49.564 ; 49.799       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                                                                 ;
; 49.564 ; 49.799       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                                                                 ;
; 49.565 ; 49.800       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                                  ;
; 49.565 ; 49.800       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                                                  ;
; 49.566 ; 49.801       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                                                                 ;
; 49.566 ; 49.801       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~portb_address_reg0                                                                                                                                                                 ;
; 49.566 ; 49.801       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                                                                 ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                                                                 ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                                                                 ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                                                                 ;
; 49.567 ; 49.802       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                                                                 ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                  ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                 ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                                                                 ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                                                                 ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a26~portb_address_reg0                                                                                                                                                                 ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~portb_address_reg0                                                                                                                                                                 ;
; 49.568 ; 49.803       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                                                                 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                                                                 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                                                                 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                                                                  ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                                                                 ;
; 49.569 ; 49.804       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                                                                 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~portb_address_reg0                                                                                                                                                                 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~portb_address_reg0                                                                                                                                                                 ;
; 49.570 ; 49.805       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a46~portb_address_reg0                                                                                                                                                                 ;
; 49.623 ; 49.843       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                 ;
; 49.625 ; 49.845       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ;
; 49.627 ; 49.847       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                               ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134]                                                                                                         ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                                                          ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                                                          ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                                                          ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                                                          ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                                                          ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                                                          ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                                                          ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                                                          ;
; 49.669 ; 49.857       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                                                          ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                              ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                              ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                              ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                                                                         ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                                                                                                         ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137]                                                                                                         ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138]                                                                                                         ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139]                                                                                                         ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140]                                                                                                         ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]                                                                                                         ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]                                                                                                         ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244]                                                                                                         ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]                                                                                                         ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]                                                                                                         ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]                                                                                                         ;
; 49.670 ; 49.858       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248]                                                                                                         ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[15] ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ;
; 49.671 ; 49.859       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; 8.280  ; 8.976  ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; 8.280  ; 8.976  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.032  ; 3.518  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 2.437  ; 2.875  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 2.452  ; 2.895  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 2.655  ; 3.110  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 2.348  ; 2.745  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 2.621  ; 3.093  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 2.738  ; 3.175  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 2.616  ; 3.069  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 2.820  ; 3.300  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 1.465  ; 1.808  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 3.032  ; 3.518  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 2.202  ; 2.627  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 2.524  ; 2.966  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 2.909  ; 3.389  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 2.957  ; 3.456  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 2.825  ; 3.259  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 2.511  ; 2.968  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.788  ; 4.712  ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 10.574 ; 10.948 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.384  ; 1.488  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.336  ; 1.440  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.332  ; 1.436  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.311  ; 1.415  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.336  ; 1.440  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.301  ; 1.405  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.334  ; 1.438  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.344  ; 1.448  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.315  ; 1.419  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.329  ; 1.433  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.339  ; 1.443  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.357  ; 1.461  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.358  ; 1.462  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.337  ; 1.441  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.384  ; 1.488  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.366  ; 1.470  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.359  ; 1.463  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.297  ; 1.401  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.318  ; 1.422  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.312  ; 1.416  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.331  ; 1.435  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.321  ; 1.425  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.349  ; 1.453  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.307  ; 1.411  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.304  ; 1.408  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.299  ; 1.403  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.274  ; 1.378  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.304  ; 1.408  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.304  ; 1.408  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.285  ; 1.389  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.276  ; 1.380  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.315  ; 1.419  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.319  ; 1.423  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; -5.078 ; -5.689 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; -5.078 ; -5.689 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; -1.032 ; -1.361 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; -1.947 ; -2.359 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; -1.960 ; -2.377 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; -2.170 ; -2.607 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; -1.861 ; -2.232 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; -2.123 ; -2.567 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; -2.235 ; -2.646 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; -2.133 ; -2.568 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; -2.314 ; -2.766 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; -1.032 ; -1.361 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; -2.533 ; -2.999 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; -1.722 ; -2.121 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; -2.031 ; -2.447 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; -2.400 ; -2.851 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; -2.446 ; -2.916 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; -2.320 ; -2.727 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; -2.018 ; -2.448 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.740 ; -0.785 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -3.912 ; -4.230 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.639 ; -0.743 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.703 ; -0.807 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.698 ; -0.802 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.677 ; -0.781 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.702 ; -0.806 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.667 ; -0.771 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.700 ; -0.804 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.710 ; -0.814 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.681 ; -0.785 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.695 ; -0.799 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.705 ; -0.809 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.723 ; -0.827 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.725 ; -0.829 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.703 ; -0.807 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.750 ; -0.854 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.733 ; -0.837 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.725 ; -0.829 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.663 ; -0.767 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.685 ; -0.789 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.678 ; -0.782 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.698 ; -0.802 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.688 ; -0.792 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.717 ; -0.821 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.673 ; -0.777 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.670 ; -0.774 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.665 ; -0.769 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.639 ; -0.743 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.669 ; -0.773 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.669 ; -0.773 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.651 ; -0.755 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.641 ; -0.745 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.681 ; -0.785 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.684 ; -0.788 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 16.165 ; 16.273 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 14.820 ; 14.614 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 14.246 ; 14.419 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 14.992 ; 14.826 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 13.630 ; 13.671 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 12.949 ; 12.983 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 16.165 ; 16.273 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 12.991 ; 12.907 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 17.641 ; 17.798 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 15.123 ; 15.179 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 14.291 ; 14.359 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 16.857 ; 16.567 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 15.164 ; 15.140 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 17.157 ; 17.063 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 17.437 ; 17.602 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 17.641 ; 17.798 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 17.318 ; 17.271 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 17.318 ; 17.271 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 14.789 ; 14.944 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 14.009 ; 14.205 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 16.174 ; 16.097 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 15.942 ; 15.881 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 14.896 ; 14.945 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 15.016 ; 15.040 ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 16.830 ; 16.944 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 14.935 ; 14.970 ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 14.497 ; 14.566 ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 16.552 ; 16.648 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 15.356 ; 15.333 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 16.830 ; 16.944 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 14.988 ; 15.097 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 15.448 ; 15.452 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 17.298 ; 17.222 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 13.878 ; 13.968 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 14.365 ; 14.545 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 14.972 ; 14.992 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 13.782 ; 13.758 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 14.067 ; 14.161 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 17.298 ; 17.222 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 14.075 ; 14.096 ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 17.858 ; 17.913 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 13.679 ; 13.831 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 17.858 ; 17.913 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 15.696 ; 15.582 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 15.648 ; 15.658 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 13.064 ; 13.123 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 14.940 ; 14.987 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 15.107 ; 15.208 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 15.476 ; 15.390 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 13.978 ; 14.000 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 13.619 ; 13.655 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 13.403 ; 13.415 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 13.502 ; 13.605 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 15.476 ; 15.390 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 14.446 ; 14.553 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 14.735 ; 14.852 ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 14.979 ; 14.823 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 14.979 ; 14.823 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 14.302 ; 14.200 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 13.661 ; 13.518 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 12.990 ; 12.991 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 13.722 ; 13.817 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 13.897 ; 13.909 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 12.969 ; 13.017 ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 68.524 ; 68.628 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 63.518 ; 63.444 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 63.707 ; 63.579 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 63.834 ; 63.771 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 63.787 ; 63.804 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 66.440 ; 66.340 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 63.085 ; 63.039 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 63.504 ; 63.418 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 63.765 ; 63.787 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 67.001 ; 66.895 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 68.524 ; 68.628 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 66.961 ; 66.913 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 66.701 ; 66.520 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 65.921 ; 65.803 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 66.767 ; 66.651 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 66.902 ; 66.756 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 67.308 ; 67.316 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 66.429 ; 66.376 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 66.126 ; 65.980 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 13.520 ; 13.661 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 13.520 ; 13.661 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 12.586 ; 12.410 ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 10.882 ; 10.880 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 11.545 ; 11.675 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 10.068 ; 9.966  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 10.569 ; 10.495 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 10.245 ; 10.269 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 10.800 ; 10.951 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 11.197 ; 11.348 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 9.417  ; 9.470  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 8.998  ; 9.083  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 9.625  ; 9.733  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 11.545 ; 11.675 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 10.537 ; 10.499 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 8.708  ; 8.790  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 10.409 ; 10.458 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 7.653  ; 7.612  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 7.118  ; 7.101  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 10.754 ; 10.706 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 7.500  ; 7.496  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 9.039  ; 8.911  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 7.439  ; 7.480  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 7.446  ; 7.411  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 15.999 ; 16.711 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.373  ; 3.346  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.284  ; 3.257  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.183  ; 3.153  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.373  ; 3.346  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.294  ; 3.267  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.220  ; 3.190  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.244  ; 3.214  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.285  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.266  ; 3.236  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.319  ; 3.292  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.193  ; 3.163  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.300  ; 3.273  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.358  ; 3.331  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.396  ; 3.369  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.382  ; 3.355  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.377  ; 3.350  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.378  ; 3.351  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.344  ; 3.317  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.354  ; 3.327  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.396  ; 3.369  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.376  ; 3.349  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.254  ; 3.224  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.336  ; 3.309  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.341  ; 3.314  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.331  ; 3.304  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.302  ; 3.275  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.346  ; 3.319  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.340  ; 3.313  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.348  ; 3.321  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.358  ; 3.331  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.378  ; 3.351  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.395  ; 3.368  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.327  ; 3.300  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.295  ; 3.268  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.188 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.205 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 11.431 ; 11.419 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 13.205 ; 13.008 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 12.745 ; 12.879 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 13.401 ; 13.278 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 12.054 ; 12.097 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 11.436 ; 11.419 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 14.543 ; 14.656 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 11.431 ; 11.432 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 10.202 ; 10.204 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 10.734 ; 10.771 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 10.202 ; 10.204 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 12.644 ; 12.322 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 11.016 ; 10.950 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 12.932 ; 12.840 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 13.250 ; 13.368 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 13.402 ; 13.594 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 9.721  ; 9.869  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 12.809 ; 12.792 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 10.399 ; 10.529 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 9.721  ; 9.869  ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 11.710 ; 11.725 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 11.545 ; 11.522 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 10.531 ; 10.560 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 10.619 ; 10.623 ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 10.508 ; 10.584 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 10.932 ; 10.971 ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 10.508 ; 10.584 ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 12.538 ; 12.762 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 11.334 ; 11.317 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 12.846 ; 12.865 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 11.024 ; 11.095 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 11.434 ; 11.430 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 10.342 ; 10.320 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 10.459 ; 10.510 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 11.020 ; 11.039 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 11.534 ; 11.488 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 10.342 ; 10.320 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 10.644 ; 10.711 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 13.738 ; 13.691 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 10.628 ; 10.630 ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 10.409 ; 10.445 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 10.990 ; 11.136 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 15.095 ; 15.117 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 12.921 ; 12.811 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 12.874 ; 12.900 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 10.409 ; 10.445 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 12.252 ; 12.246 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 12.344 ; 12.497 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 10.781 ; 10.870 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 11.395 ; 11.411 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 11.037 ; 11.098 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 10.781 ; 10.870 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 10.893 ; 11.040 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 12.858 ; 12.724 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 11.905 ; 12.013 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 12.111 ; 12.250 ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 10.317 ; 10.308 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 12.267 ; 12.062 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 11.593 ; 11.463 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 10.966 ; 10.857 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 10.317 ; 10.308 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 11.054 ; 11.070 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 11.232 ; 11.187 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 10.325 ; 10.392 ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 9.776  ; 9.784  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 11.479 ; 11.462 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 11.062 ; 11.001 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 10.546 ; 10.553 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 10.554 ; 10.602 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 12.973 ; 13.019 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 10.249 ; 10.289 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 10.052 ; 10.073 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 9.776  ; 9.784  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 11.600 ; 11.563 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 12.852 ; 13.099 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 12.114 ; 12.073 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 11.738 ; 11.626 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 10.391 ; 10.317 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 12.046 ; 11.920 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 11.058 ; 11.018 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 11.787 ; 11.870 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 11.525 ; 11.476 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 11.045 ; 10.877 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 12.130 ; 11.960 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 13.074 ; 13.212 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 12.130 ; 11.960 ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 10.494 ; 10.493 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 6.881  ; 6.864  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 9.710  ; 9.611  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 10.191 ; 10.119 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 9.880  ; 9.903  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 10.413 ; 10.556 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 10.794 ; 10.937 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 9.085  ; 9.135  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 8.682  ; 8.763  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 9.281  ; 9.384  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 11.128 ; 11.252 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 10.160 ; 10.124 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 8.405  ; 8.483  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 10.039 ; 10.085 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 7.393  ; 7.352  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 6.881  ; 6.864  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 10.369 ; 10.322 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 7.246  ; 7.241  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 8.724  ; 8.603  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 7.188  ; 7.229  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 7.194  ; 7.159  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.533 ; 14.246 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.702  ; 2.673  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.854  ; 2.828  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.801  ; 2.775  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.702  ; 2.673  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.889  ; 2.863  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.811  ; 2.785  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.825  ; 2.799  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.737  ; 2.708  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.761  ; 2.732  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.829  ; 2.803  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.823  ; 2.797  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.781  ; 2.752  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.850  ; 2.824  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.835  ; 2.809  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.712  ; 2.683  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.712  ; 2.683  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.853  ; 2.827  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.817  ; 2.791  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.873  ; 2.847  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.771  ; 2.742  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.833  ; 2.807  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.877  ; 2.851  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.898  ; 2.872  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.893  ; 2.867  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.888  ; 2.862  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.895  ; 2.869  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.905  ; 2.879  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.894  ; 2.868  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.860  ; 2.834  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.870  ; 2.844  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.912  ; 2.886  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.831  ; 2.805  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.892  ; 2.866  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.905  ; 2.879  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.771  ; 2.742  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.890  ; 2.864  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.852  ; 2.826  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.831  ; 2.805  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.877  ; 2.851  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.858  ; 2.832  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.848  ; 2.822  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.820  ; 2.794  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.862  ; 2.836  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.825  ; 2.799  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.830  ; 2.804  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.855  ; 2.829  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.885  ; 2.859  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.885  ; 2.859  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.864  ; 2.838  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.873  ; 2.847  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.894  ; 2.868  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.910  ; 2.884  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.843  ; 2.817  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.814  ; 2.788  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.646 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.663 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 9.470 ;    ;    ; 9.950 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 9.140 ;    ;    ; 9.600 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                               ;
+---------------+------------+--------+--------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------+------------+--------+--------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 9.637  ; 9.560  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 11.309 ; 11.232 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 11.256 ; 11.179 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 11.309 ; 11.232 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 11.256 ; 11.179 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 10.890 ; 10.813 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 10.890 ; 10.813 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 11.607 ; 11.530 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 10.075 ; 9.993  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 10.245 ; 10.168 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 10.245 ; 10.168 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 10.912 ; 10.835 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 10.912 ; 10.835 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 10.189 ; 10.112 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 10.546 ; 10.469 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 9.637  ; 9.560  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 10.189 ; 10.112 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 3.105  ; 3.023  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 3.195  ; 3.118  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 3.220  ; 3.143  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 3.241  ; 3.164  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 3.226  ; 3.149  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 3.241  ; 3.164  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 3.228  ; 3.151  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 3.228  ; 3.151  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 3.237  ; 3.160  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 3.213  ; 3.136  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 3.213  ; 3.136  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 3.225  ; 3.148  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 3.183  ; 3.106  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 3.225  ; 3.148  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 3.208  ; 3.131  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 3.105  ; 3.023  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 3.213  ; 3.136  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 3.225  ; 3.148  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 3.203  ; 3.126  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 3.230  ; 3.153  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 3.210  ; 3.133  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 3.210  ; 3.133  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 3.181  ; 3.104  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 3.225  ; 3.148  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 3.208  ; 3.131  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 3.213  ; 3.136  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 3.239  ; 3.162  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 3.239  ; 3.162  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 3.239  ; 3.162  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 3.237  ; 3.160  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 3.247  ; 3.170  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 3.237  ; 3.160  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 3.244  ; 3.167  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                       ;
+---------------+------------+--------+--------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------+------------+--------+--------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 9.305  ; 9.228  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 10.911 ; 10.834 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 10.859 ; 10.782 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 10.911 ; 10.834 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 10.859 ; 10.782 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 10.508 ; 10.431 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 10.508 ; 10.431 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 11.196 ; 11.119 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 9.722  ; 9.640  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 9.889  ; 9.812  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 9.889  ; 9.812  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 10.529 ; 10.452 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 10.529 ; 10.452 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 9.835  ; 9.758  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 10.178 ; 10.101 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 9.305  ; 9.228  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 9.835  ; 9.758  ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.624  ; 2.542  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.714  ; 2.637  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.738  ; 2.661  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.759  ; 2.682  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.744  ; 2.667  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.759  ; 2.682  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.746  ; 2.669  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.746  ; 2.669  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.755  ; 2.678  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.731  ; 2.654  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.731  ; 2.654  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.743  ; 2.666  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.702  ; 2.625  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.743  ; 2.666  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.726  ; 2.649  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.624  ; 2.542  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.731  ; 2.654  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.743  ; 2.666  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.722  ; 2.645  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.748  ; 2.671  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.729  ; 2.652  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.729  ; 2.652  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.701  ; 2.624  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.743  ; 2.666  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.726  ; 2.649  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.731  ; 2.654  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.756  ; 2.679  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.756  ; 2.679  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.756  ; 2.679  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.755  ; 2.678  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.764  ; 2.687  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.755  ; 2.678  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.761  ; 2.684  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                    ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 9.755     ; 9.832     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 11.412    ; 11.489    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 11.352    ; 11.429    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 11.412    ; 11.489    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 11.352    ; 11.429    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 10.987    ; 11.064    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 10.987    ; 11.064    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 11.700    ; 11.777    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 10.169    ; 10.251    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 10.327    ; 10.404    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 10.327    ; 10.404    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 11.012    ; 11.089    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 11.012    ; 11.089    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 10.278    ; 10.355    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 10.648    ; 10.725    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 9.755     ; 9.832     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 10.278    ; 10.355    ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 3.091     ; 3.173     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 3.186     ; 3.263     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 3.211     ; 3.288     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 3.232     ; 3.309     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 3.217     ; 3.294     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 3.232     ; 3.309     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 3.219     ; 3.296     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 3.219     ; 3.296     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 3.228     ; 3.305     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 3.216     ; 3.293     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 3.174     ; 3.251     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 3.216     ; 3.293     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 3.199     ; 3.276     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 3.091     ; 3.173     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 3.216     ; 3.293     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 3.194     ; 3.271     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 3.221     ; 3.298     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 3.201     ; 3.278     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 3.201     ; 3.278     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 3.172     ; 3.249     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 3.216     ; 3.293     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 3.199     ; 3.276     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 3.204     ; 3.281     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 3.230     ; 3.307     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 3.228     ; 3.305     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 3.238     ; 3.315     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 3.228     ; 3.305     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 3.235     ; 3.312     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                            ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 9.415     ; 9.492     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 11.006    ; 11.083    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 10.948    ; 11.025    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 11.006    ; 11.083    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 10.948    ; 11.025    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 10.598    ; 10.675    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 10.598    ; 10.675    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 11.282    ; 11.359    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 9.809     ; 9.891     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 9.965     ; 10.042    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 9.965     ; 10.042    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 10.622    ; 10.699    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 10.622    ; 10.699    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 9.918     ; 9.995     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 10.272    ; 10.349    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 9.415     ; 9.492     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 9.918     ; 9.995     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.608     ; 2.690     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.703     ; 2.780     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.727     ; 2.804     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.748     ; 2.825     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.733     ; 2.810     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.748     ; 2.825     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.735     ; 2.812     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.735     ; 2.812     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.744     ; 2.821     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.732     ; 2.809     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.691     ; 2.768     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.732     ; 2.809     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.715     ; 2.792     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.608     ; 2.690     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.732     ; 2.809     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.711     ; 2.788     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.737     ; 2.814     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.718     ; 2.795     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.718     ; 2.795     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.690     ; 2.767     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.732     ; 2.809     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.715     ; 2.792     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.720     ; 2.797     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.745     ; 2.822     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.744     ; 2.821     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.753     ; 2.830     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.744     ; 2.821     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.750     ; 2.827     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 32.614 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+-----------+-----------------+---------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                            ; Note ;
+-----------+-----------------+---------------------------------------+------+
; 17.88 MHz ; 17.88 MHz       ; CLOCK_50                              ;      ;
; 78.85 MHz ; 78.85 MHz       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;      ;
; 81.83 MHz ; 81.83 MHz       ; altera_reserved_tck                   ;      ;
+-----------+-----------------+---------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                              ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; CLOCK_50                              ; -35.916 ; -3019.149     ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; -35.580 ; -1691.837     ;
; altera_reserved_tck                   ; 43.890  ; 0.000         ;
+---------------------------------------+---------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                             ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.277 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.339 ; 0.000         ;
; altera_reserved_tck                   ; 0.352 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 14.252 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 14.538 ; 0.000         ;
; altera_reserved_tck                   ; 47.134 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; altera_reserved_tck                   ; 0.914 ; 0.000         ;
; CLOCK_50                              ; 1.380 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 3.900 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 4.796  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.689  ; 0.000         ;
; VGA_CLK                               ; 35.790 ; 0.000         ;
; altera_reserved_tck                   ; 49.485 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                              ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -35.916 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 55.835     ;
; -35.913 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 55.832     ;
; -35.910 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 55.829     ;
; -35.907 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 55.826     ;
; -35.756 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 55.679     ;
; -35.750 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 55.673     ;
; -35.730 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 55.649     ;
; -35.724 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 55.643     ;
; -35.649 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 55.571     ;
; -35.643 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 55.565     ;
; -35.623 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 55.542     ;
; -35.617 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 55.536     ;
; -35.468 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 55.388     ;
; -35.462 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 55.382     ;
; -34.807 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 54.729     ;
; -34.801 ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.097     ; 54.723     ;
; -33.710 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 53.630     ;
; -33.707 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 53.627     ;
; -33.550 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.095     ; 53.474     ;
; -33.524 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 53.444     ;
; -33.447 ; blittera:blittera|counter[15]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 52.973     ;
; -33.443 ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.096     ; 53.366     ;
; -33.441 ; blittera:blittera|counter[15]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.493     ; 52.967     ;
; -33.417 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 53.337     ;
; -33.397 ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.831     ;
; -33.397 ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.831     ;
; -33.397 ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.831     ;
; -33.397 ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.831     ;
; -33.397 ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.831     ;
; -33.397 ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.831     ;
; -33.397 ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.831     ;
; -33.397 ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.831     ;
; -33.397 ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.831     ;
; -33.396 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 53.316     ;
; -33.393 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|burst_address[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 53.313     ;
; -33.348 ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.782     ;
; -33.348 ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.782     ;
; -33.348 ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.782     ;
; -33.348 ; blittera:blittera|y_dim[6]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.782     ;
; -33.348 ; blittera:blittera|x_dim[9]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.782     ;
; -33.348 ; blittera:blittera|x_dim[9]~_Duplicate_1 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.782     ;
; -33.340 ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.406     ;
; -33.340 ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.406     ;
; -33.340 ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.406     ;
; -33.340 ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.406     ;
; -33.340 ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.406     ;
; -33.340 ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.406     ;
; -33.340 ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.406     ;
; -33.340 ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.406     ;
; -33.340 ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.406     ;
; -33.334 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 53.254     ;
; -33.331 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|burst_address[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 53.251     ;
; -33.318 ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.752     ;
; -33.318 ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.752     ;
; -33.318 ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.752     ;
; -33.318 ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.752     ;
; -33.318 ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.752     ;
; -33.318 ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.752     ;
; -33.318 ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.752     ;
; -33.318 ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.752     ;
; -33.318 ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.752     ;
; -33.317 ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.751     ;
; -33.317 ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.751     ;
; -33.317 ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.751     ;
; -33.317 ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.751     ;
; -33.317 ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.751     ;
; -33.317 ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.751     ;
; -33.317 ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.751     ;
; -33.317 ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.751     ;
; -33.317 ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.751     ;
; -33.291 ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.357     ;
; -33.291 ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.357     ;
; -33.291 ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.357     ;
; -33.291 ; blittera:blittera|y_dim[6]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.357     ;
; -33.291 ; blittera:blittera|x_dim[9]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.357     ;
; -33.291 ; blittera:blittera|x_dim[9]~_Duplicate_1 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.357     ;
; -33.283 ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.349     ;
; -33.283 ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.349     ;
; -33.283 ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.349     ;
; -33.283 ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.349     ;
; -33.283 ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.349     ;
; -33.283 ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.349     ;
; -33.283 ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.349     ;
; -33.283 ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.349     ;
; -33.283 ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.047      ; 53.349     ;
; -33.269 ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.703     ;
; -33.269 ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.703     ;
; -33.269 ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.703     ;
; -33.269 ; blittera:blittera|y_dim[6]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.703     ;
; -33.269 ; blittera:blittera|x_dim[9]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.703     ;
; -33.269 ; blittera:blittera|x_dim[9]~_Duplicate_1 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.703     ;
; -33.268 ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.702     ;
; -33.268 ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.702     ;
; -33.268 ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.702     ;
; -33.268 ; blittera:blittera|y_dim[6]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.702     ;
; -33.268 ; blittera:blittera|x_dim[9]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.702     ;
; -33.268 ; blittera:blittera|x_dim[9]~_Duplicate_1 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.415      ; 53.702     ;
; -33.262 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 53.183     ;
; -33.251 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 53.171     ;
; -33.248 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|burst_address[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 53.168     ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                           ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -35.580 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.483     ; 53.116     ;
; -35.578 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.450     ; 53.147     ;
; -35.577 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.483     ; 53.113     ;
; -35.575 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.450     ; 53.144     ;
; -35.420 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.479     ; 52.960     ;
; -35.418 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.446     ; 52.991     ;
; -35.394 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.483     ; 52.930     ;
; -35.392 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.450     ; 52.961     ;
; -35.320 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.930     ;
; -35.317 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.927     ;
; -35.313 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.480     ; 52.852     ;
; -35.311 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.447     ; 52.883     ;
; -35.287 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.483     ; 52.823     ;
; -35.285 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.450     ; 52.854     ;
; -35.283 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 52.866     ;
; -35.280 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 52.863     ;
; -35.260 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 52.837     ;
; -35.257 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 52.834     ;
; -35.180 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.790     ;
; -35.177 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.787     ;
; -35.160 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.408     ; 52.771     ;
; -35.160 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.405     ; 52.774     ;
; -35.157 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.408     ; 52.768     ;
; -35.134 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.744     ;
; -35.132 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.482     ; 52.669     ;
; -35.130 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.449     ; 52.700     ;
; -35.123 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.432     ; 52.710     ;
; -35.100 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.438     ; 52.681     ;
; -35.097 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 52.680     ;
; -35.074 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 52.651     ;
; -35.053 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.406     ; 52.666     ;
; -35.027 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.637     ;
; -35.020 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.405     ; 52.634     ;
; -35.016 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.433     ; 52.602     ;
; -35.006 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.616     ;
; -35.003 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.613     ;
; -35.000 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.404     ; 52.615     ;
; -34.994 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.604     ;
; -34.993 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.439     ; 52.573     ;
; -34.990 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 52.573     ;
; -34.974 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.408     ; 52.585     ;
; -34.967 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 52.544     ;
; -34.928 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 52.511     ;
; -34.925 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 52.508     ;
; -34.913 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.406     ; 52.526     ;
; -34.893 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.405     ; 52.507     ;
; -34.887 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.497     ;
; -34.876 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 52.453     ;
; -34.873 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 52.450     ;
; -34.872 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.408     ; 52.483     ;
; -34.867 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.408     ; 52.478     ;
; -34.860 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.441     ; 52.438     ;
; -34.857 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.441     ; 52.435     ;
; -34.846 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.405     ; 52.460     ;
; -34.836 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.467     ; 52.388     ;
; -34.835 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.435     ; 52.419     ;
; -34.833 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.467     ; 52.385     ;
; -34.820 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.430     ;
; -34.812 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.441     ; 52.390     ;
; -34.768 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.432     ; 52.355     ;
; -34.751 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.361     ;
; -34.748 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.358     ;
; -34.742 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 52.325     ;
; -34.739 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.406     ; 52.352     ;
; -34.737 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 52.314     ;
; -34.734 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 52.311     ;
; -34.732 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.408     ; 52.343     ;
; -34.716 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.438     ; 52.297     ;
; -34.713 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.323     ;
; -34.712 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.407     ; 52.324     ;
; -34.707 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 52.284     ;
; -34.704 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 52.281     ;
; -34.701 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 52.284     ;
; -34.700 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.437     ; 52.282     ;
; -34.698 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 52.281     ;
; -34.690 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 52.267     ;
; -34.676 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.463     ; 52.232     ;
; -34.674 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.441     ; 52.252     ;
; -34.669 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.444     ; 52.244     ;
; -34.666 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.444     ; 52.241     ;
; -34.661 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.433     ; 52.247     ;
; -34.650 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.467     ; 52.202     ;
; -34.646 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.444     ; 52.221     ;
; -34.643 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.444     ; 52.218     ;
; -34.635 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.436     ; 52.218     ;
; -34.609 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.439     ; 52.189     ;
; -34.593 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.438     ; 52.174     ;
; -34.591 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.454     ; 52.156     ;
; -34.591 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.405     ; 52.205     ;
; -34.588 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.454     ; 52.153     ;
; -34.583 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 52.160     ;
; -34.577 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.438     ; 52.158     ;
; -34.569 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.464     ; 52.124     ;
; -34.567 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.441     ; 52.145     ;
; -34.565 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.409     ; 52.175     ;
; -34.558 ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.408     ; 52.169     ;
; -34.551 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.442     ; 52.128     ;
; -34.547 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.438     ; 52.128     ;
; -34.543 ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.467     ; 52.095     ;
; -34.541 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.432     ; 52.128     ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.890 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 6.299      ;
; 43.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 6.224      ;
; 44.183 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 5.988      ;
; 44.255 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.170      ; 5.934      ;
; 44.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 5.911      ;
; 44.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.130      ; 5.712      ;
; 44.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.144      ; 5.647      ;
; 44.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 5.623      ;
; 44.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 5.575      ;
; 44.646 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 5.511      ;
; 44.845 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 5.336      ;
; 44.893 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 5.288      ;
; 44.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 5.284      ;
; 44.907 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 5.274      ;
; 44.908 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 5.294      ;
; 45.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 5.047      ;
; 45.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.131      ; 4.989      ;
; 45.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 4.837      ;
; 45.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.171      ; 4.795      ;
; 45.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 4.397      ;
; 46.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 3.679      ;
; 46.618 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.558      ;
; 46.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.232      ;
; 46.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.185      ;
; 47.063 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.119      ;
; 47.071 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.163      ; 3.111      ;
; 47.157 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.179      ; 3.041      ;
; 47.258 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 2.945      ;
; 47.335 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 2.840      ;
; 47.519 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 2.614      ;
; 47.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.601      ;
; 47.756 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.154      ; 2.417      ;
; 47.946 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.225      ;
; 48.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 1.867      ;
; 49.310 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 0.862      ;
; 91.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.539      ;
; 91.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.538      ;
; 91.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.538      ;
; 91.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.537      ;
; 91.412 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.537      ;
; 91.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.536      ;
; 91.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.536      ;
; 91.594 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.355      ;
; 91.595 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.354      ;
; 91.595 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.354      ;
; 91.595 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.354      ;
; 91.596 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.353      ;
; 91.596 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.353      ;
; 91.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.352      ;
; 91.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.350      ;
; 91.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 8.350      ;
; 91.796 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 8.105      ;
; 91.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.076      ;
; 91.880 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 8.039      ;
; 91.901 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.043      ;
; 91.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.042      ;
; 91.902 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.042      ;
; 91.903 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.041      ;
; 91.903 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.041      ;
; 91.904 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.040      ;
; 91.904 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 8.040      ;
; 91.941 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 8.021      ;
; 91.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 8.020      ;
; 91.942 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 8.020      ;
; 91.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 8.019      ;
; 91.943 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 8.019      ;
; 91.944 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 8.018      ;
; 91.944 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 8.018      ;
; 91.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.928      ;
; 91.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.928      ;
; 91.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.927      ;
; 91.974 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.927      ;
; 91.975 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.926      ;
; 91.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.925      ;
; 91.977 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.924      ;
; 91.978 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.923      ;
; 91.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.922      ;
; 91.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.922      ;
; 91.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.921      ;
; 91.981 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.920      ;
; 91.982 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.919      ;
; 91.982 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.919      ;
; 91.985 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 7.916      ;
; 92.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.893      ;
; 92.027 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.892      ;
; 92.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.890      ;
; 92.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.890      ;
; 92.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.890      ;
; 92.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.890      ;
; 92.030 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.889      ;
; 92.030 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.889      ;
; 92.030 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.889      ;
; 92.030 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.889      ;
; 92.031 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.888      ;
; 92.032 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.887      ;
; 92.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.886      ;
; 92.033 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.886      ;
; 92.085 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.859      ;
; 92.086 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.858      ;
; 92.086 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 7.858      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.413      ; 0.891      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.935      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.936      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.407      ; 0.937      ;
; 0.331 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[23]                  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.400      ; 0.932      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.943      ;
; 0.338 ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.406      ; 0.946      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.941      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.943      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.412      ; 0.955      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.939      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.945      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.939      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a82~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.398      ; 0.944      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a80~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.399      ; 0.945      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 0.947      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.395      ; 0.942      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.411      ; 0.959      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.394      ; 0.943      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.402      ; 0.951      ;
; 0.352 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                   ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|woverflow                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; communicator:com|blitter_done                                                                                                                                                                                                                                                                         ; communicator:com|blitter_done                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                                     ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                                    ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                     ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_w|data_out                                                                                                                                                                                                                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; communicator:com|state.WRITE_SPRITE                                                                                                                                                                                                                                                                   ; communicator:com|state.WRITE_SPRITE                                                                                                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                                   ; communicator:com|state.READ_SPRITE2                                                                                                                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; communicator:com|state.WAIT                                                                                                                                                                                                                                                                           ; communicator:com|state.WAIT                                                                                                                                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; communicator:com|state.FINISHED_SPRITE                                                                                                                                                                                                                                                                ; communicator:com|state.FINISHED_SPRITE                                                                                                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_w_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                           ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                             ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_r_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                           ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                            ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                             ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                         ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                          ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                           ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                   ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                    ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                      ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                    ; nios_system:nios_system|nios_system_sdram_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                            ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                  ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error          ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_oci_debug:the_nios_system_nios2_qsys_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                           ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                    ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                                          ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|a_fefifo_jaf:fifo_state|b_full                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                           ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ac                                                                                                                                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_avalon_reg:the_nios_system_nios2_qsys_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.339 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]  ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                         ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]  ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address  ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                         ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address  ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                       ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.381 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.624      ;
; 0.395 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.402 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.646      ;
; 0.415 ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.658      ;
; 0.417 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.427 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.670      ;
; 0.493 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.510 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.754      ;
; 0.516 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.545 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[26] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.789      ;
; 0.546 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[15] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.790      ;
; 0.549 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[25] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.793      ;
; 0.554 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[24] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.798      ;
; 0.554 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[5]  ; nios_system:nios_system|nios_system_sdram:sdram|active_data[5]                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.797      ;
; 0.557 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[4]  ; nios_system:nios_system|nios_system_sdram:sdram|active_data[4]                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.800      ;
; 0.566 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[19] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.810      ;
; 0.566 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[12] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[12]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.810      ;
; 0.567 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[14] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.811      ;
; 0.568 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[9]  ; nios_system:nios_system|nios_system_sdram:sdram|active_data[9]                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.813      ;
; 0.570 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[11] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[11]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.815      ;
; 0.573 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.817      ;
; 0.576 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[7]  ; nios_system:nios_system|nios_system_sdram:sdram|active_data[7]                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.819      ;
; 0.581 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.825      ;
; 0.585 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.829      ;
; 0.591 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                        ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.835      ;
; 0.592 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                         ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.835      ;
; 0.600 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                        ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                        ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.614 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.857      ;
; 0.615 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.858      ;
; 0.618 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.861      ;
; 0.623 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.624 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.624 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.625 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.629 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.872      ;
; 0.629 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.872      ;
; 0.632 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.633 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.876      ;
; 0.642 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
; 0.644 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.644 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.650 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.893      ;
; 0.661 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.905      ;
; 0.663 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.907      ;
; 0.666 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[12] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[12]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.910      ;
; 0.668 ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.668 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[24] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.912      ;
; 0.670 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[13] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[13]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.672 ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.915      ;
; 0.677 ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.920      ;
; 0.682 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.926      ;
; 0.684 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.928      ;
; 0.687 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.931      ;
; 0.694 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.699 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.943      ;
; 0.701 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[27] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[27]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.945      ;
; 0.701 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.945      ;
; 0.701 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[15] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.945      ;
; 0.703 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[14] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.947      ;
; 0.706 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[26] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.950      ;
; 0.713 ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.955      ;
; 0.714 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.716 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.722 ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.964      ;
; 0.729 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
; 0.730 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[27] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[27]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.741 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[10] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[10]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.986      ;
; 0.743 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[13] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[13]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.352 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.379 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.640      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.629      ;
; 0.385 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.629      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.643      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.645      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.646      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.646      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.647      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.633      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.648      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.639      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.394 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.640      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.641      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 0.654      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.641      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.642      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.252 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 5.879      ;
; 14.252 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 5.879      ;
; 14.252 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 5.879      ;
; 14.252 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 5.879      ;
; 14.252 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 5.879      ;
; 14.252 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 5.879      ;
; 14.252 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 5.879      ;
; 14.252 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.180      ; 5.879      ;
; 14.458 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[8]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 5.435      ;
; 14.458 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.126     ; 5.435      ;
; 14.462 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|read_latency_shift_reg[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.457      ;
; 14.462 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.457      ;
; 14.462 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.457      ;
; 14.462 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|wait_latency_counter[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.457      ;
; 14.462 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|wait_latency_counter[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.457      ;
; 14.462 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|av_readdata_pre[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.457      ;
; 14.462 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sprite_num:sprite_num|data_out[2]                                                                                                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.457      ;
; 14.462 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|av_readdata_pre[2]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.457      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.458      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.458      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|read_latency_shift_reg[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.458      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.458      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.458      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[7]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[7]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[7]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[16]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.454      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[13]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.449      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[11]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.449      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[11]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.449      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[11]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.449      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[11]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.449      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.454      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[6]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.454      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.454      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[5]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.454      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|av_readdata_pre[4]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.454      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[4]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.454      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.454      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.454      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[3]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[3]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.447      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[3]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.454      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.449      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sw_to_hw:sw_to_hw|data_out[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.110     ; 5.446      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|av_readdata_pre[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.449      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[2]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.449      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.449      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[2]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.449      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[2]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.107     ; 5.449      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[1]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_address:otg_hpi_address|data_out[1]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sw_to_hw:sw_to_hw|data_out[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.447      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_hw_to_sw:hw_to_sw|readdata[1]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.447      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[1]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.447      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|av_readdata_pre[1]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.447      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_cs|data_out                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|av_readdata_pre[0]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_address:otg_hpi_address|data_out[0]                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|av_readdata_pre[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.447      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|av_readdata_pre[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.447      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_cs:otg_hpi_r|data_out                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_r_s1_translator|av_readdata_pre[0]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[0]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.100     ; 5.456      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_hw_to_sw:hw_to_sw|readdata[0]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.109     ; 5.447      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|av_readdata_pre[0]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.101     ; 5.455      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|wait_latency_counter[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.458      ;
; 14.463 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|wait_latency_counter[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.458      ;
; 14.464 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.098     ; 5.457      ;
; 14.464 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.099     ; 5.456      ;
+--------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                          ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 14.538 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 5.127      ;
; 14.538 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 5.127      ;
; 14.538 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.242     ; 5.120      ;
; 14.539 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.238     ; 5.123      ;
; 14.539 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.263     ; 5.098      ;
; 14.549 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.221     ; 5.130      ;
; 14.549 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.221     ; 5.130      ;
; 14.557 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.188     ; 5.155      ;
; 14.557 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.188     ; 5.155      ;
; 14.557 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[7]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.188     ; 5.155      ;
; 14.558 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[27]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.187     ; 5.155      ;
; 14.558 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[26]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.187     ; 5.155      ;
; 14.558 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 5.128      ;
; 14.558 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 5.128      ;
; 14.558 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[6]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.199     ; 5.143      ;
; 14.558 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[5]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.199     ; 5.143      ;
; 14.558 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[25]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.187     ; 5.155      ;
; 14.558 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 5.128      ;
; 14.558 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.214     ; 5.128      ;
; 14.558 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.219     ; 5.123      ;
; 14.558 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[12]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.202     ; 5.140      ;
; 14.558 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[10]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.202     ; 5.140      ;
; 14.559 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.244     ; 5.097      ;
; 14.559 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.231     ; 5.110      ;
; 14.561 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.218     ; 5.121      ;
; 14.571 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.210      ;
; 14.571 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.210      ;
; 14.571 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.135     ; 5.203      ;
; 14.572 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 5.206      ;
; 14.572 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.156     ; 5.181      ;
; 14.572 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.185     ; 5.143      ;
; 14.572 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[29]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.180     ; 5.148      ;
; 14.573 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.185     ; 5.142      ;
; 14.573 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.185     ; 5.142      ;
; 14.573 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[1]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.206     ; 5.121      ;
; 14.574 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.231     ; 5.095      ;
; 14.582 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 5.213      ;
; 14.582 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 5.213      ;
; 14.584 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.199     ; 5.117      ;
; 14.586 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.216      ;
; 14.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.238      ;
; 14.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.238      ;
; 14.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.238      ;
; 14.590 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.081     ; 5.238      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 5.238      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 5.238      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 5.238      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.211      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.211      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 5.206      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 5.223      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 5.223      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.211      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.211      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 5.226      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 5.226      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 5.206      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 5.200      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 5.200      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.211      ;
; 14.591 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 5.206      ;
; 14.592 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 5.180      ;
; 14.592 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 5.193      ;
; 14.592 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 5.180      ;
; 14.592 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 5.180      ;
; 14.592 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 5.193      ;
; 14.593 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 5.172      ;
; 14.593 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.144     ; 5.172      ;
; 14.594 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 5.204      ;
; 14.605 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 5.226      ;
; 14.605 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 5.231      ;
; 14.605 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 5.231      ;
; 14.606 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 5.225      ;
; 14.606 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 5.225      ;
; 14.606 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 5.204      ;
; 14.606 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 5.221      ;
; 14.607 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 5.178      ;
; 14.607 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 5.200      ;
; 14.617 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 5.200      ;
; 14.736 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 4.996      ;
; 14.736 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 5.003      ;
; 14.736 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_20 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 5.003      ;
; 14.737 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_21 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 4.974      ;
; 14.737 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 4.999      ;
; 14.747 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 5.006      ;
; 14.747 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_22 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 5.006      ;
; 14.755 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_7  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.031      ;
; 14.755 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_28 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.031      ;
; 14.755 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_30 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.093     ; 5.031      ;
; 14.756 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_5  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.019      ;
; 14.756 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_6  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.019      ;
; 14.756 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_8  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 5.004      ;
; 14.756 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_9  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 5.004      ;
; 14.756 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_10 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.016      ;
; 14.756 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_12 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 5.016      ;
; 14.756 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_13 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 4.999      ;
; 14.756 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_15 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 5.004      ;
; 14.756 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_24 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 5.004      ;
; 14.756 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_25 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 5.031      ;
; 14.756 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_26 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 5.031      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.183      ; 3.068      ;
; 47.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.894      ;
; 48.483 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 1.693      ;
; 95.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.876      ;
; 95.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.876      ;
; 95.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.876      ;
; 95.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.876      ;
; 95.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.876      ;
; 95.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.876      ;
; 95.052 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.876      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.053 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.890      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.874      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.874      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.874      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.874      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.874      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.845      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.847      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.847      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.847      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.845      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.845      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.845      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.845      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.845      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.845      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.845      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.120     ; 4.845      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.847      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.847      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.847      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.847      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.847      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.847      ;
; 95.054 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.847      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.887      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.887      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.887      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.887      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.887      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.887      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.887      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.865      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.865      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.868      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.868      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.865      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.865      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.865      ;
; 95.055 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.865      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.877      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.877      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.877      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.877      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.877      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.877      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.877      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.877      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.878      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.878      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.878      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.878      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.878      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.878      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.878      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.869      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.869      ;
; 95.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.869      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.866      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.866      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.866      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.866      ;
; 95.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.866      ;
; 95.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.865      ;
; 95.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.865      ;
; 95.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.865      ;
; 95.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.865      ;
; 95.058 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.865      ;
; 95.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.874      ;
; 95.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.874      ;
; 95.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.874      ;
; 95.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.874      ;
; 95.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.874      ;
; 95.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.880      ;
; 95.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.880      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.157      ;
; 1.102 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.344      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.399      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.399      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.399      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.399      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.399      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.399      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.399      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.399      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.399      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.399      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.399      ;
; 1.134 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 1.399      ;
; 1.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.579      ;
; 1.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.579      ;
; 1.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.579      ;
; 1.337 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.579      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.601      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.601      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.601      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.601      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.601      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.601      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.601      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.601      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.601      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.601      ;
; 1.365 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.601      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.834      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.834      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.834      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.593 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.830      ;
; 1.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.854      ;
; 1.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.854      ;
; 1.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.854      ;
; 1.625 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.854      ;
; 1.643 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.878      ;
; 1.643 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.878      ;
; 1.643 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.878      ;
; 1.844 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.094      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.463 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.743      ;
; 2.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.747      ;
; 2.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 2.747      ;
; 2.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.957      ;
; 2.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.957      ;
; 2.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.957      ;
; 2.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.957      ;
; 2.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.957      ;
; 2.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.957      ;
; 2.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 2.957      ;
; 2.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.963      ;
; 2.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.963      ;
; 2.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.963      ;
; 2.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.963      ;
; 2.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.963      ;
; 2.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.963      ;
; 2.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.963      ;
; 2.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.963      ;
; 2.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.963      ;
; 2.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.963      ;
; 2.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.963      ;
; 2.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.963      ;
; 2.681 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.111      ; 2.963      ;
; 3.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.448      ; 4.587      ;
; 3.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.448      ; 4.587      ;
; 3.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.448      ; 4.587      ;
; 3.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.448      ; 4.587      ;
; 3.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.448      ; 4.587      ;
; 3.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.448      ; 4.587      ;
; 3.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.452      ; 4.594      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.380 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.616      ;
; 1.380 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.616      ;
; 1.380 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.616      ;
; 1.380 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.616      ;
; 1.380 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.616      ;
; 1.380 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.616      ;
; 1.380 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.616      ;
; 1.380 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.616      ;
; 1.380 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.616      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.411 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.663      ;
; 1.413 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.670      ;
; 1.413 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.670      ;
; 1.413 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.670      ;
; 1.413 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.670      ;
; 1.413 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.670      ;
; 1.413 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.086      ; 1.670      ;
; 1.439 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.695      ;
; 1.439 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.695      ;
; 1.439 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.695      ;
; 1.439 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.695      ;
; 1.439 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.695      ;
; 1.439 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.695      ;
; 1.439 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.695      ;
; 1.439 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.695      ;
; 1.439 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.695      ;
; 1.439 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.695      ;
; 1.439 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.695      ;
; 1.439 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.695      ;
; 1.445 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.701      ;
; 1.445 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.701      ;
; 1.445 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.701      ;
; 1.445 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.701      ;
; 1.445 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.701      ;
; 1.445 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.085      ; 1.701      ;
; 1.673 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.919      ;
; 1.673 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.919      ;
; 1.673 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.919      ;
; 1.673 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.919      ;
; 1.673 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.919      ;
; 1.673 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.919      ;
; 1.673 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.919      ;
; 1.673 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.919      ;
; 1.673 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.919      ;
; 1.673 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.919      ;
; 1.673 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.919      ;
; 1.673 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.919      ;
; 4.414 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 5.047      ;
; 4.414 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[19]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 5.047      ;
; 4.414 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[18]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 5.047      ;
; 4.414 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[17]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 5.047      ;
; 4.414 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 5.047      ;
; 4.414 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 5.047      ;
; 4.414 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 5.047      ;
; 4.414 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 5.047      ;
; 4.414 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 5.047      ;
; 4.414 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 5.047      ;
; 4.416 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.470      ; 5.057      ;
; 4.426 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 5.054      ;
; 4.426 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 5.054      ;
; 4.426 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 5.054      ;
; 4.426 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 5.054      ;
; 4.426 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 5.054      ;
; 4.426 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 5.054      ;
; 4.426 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 5.054      ;
; 4.426 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 5.054      ;
; 4.426 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.457      ; 5.054      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 5.073      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_new_inst                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 5.068      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[29]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.061      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[27]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.061      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[26]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.061      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[25]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.061      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[24]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.061      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[23]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.061      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[22]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.061      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_src_imm5_shift_rot                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.106      ; 5.067      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[4]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 5.069      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.108      ; 5.069      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_ctrl_wrctl_inst                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.107      ; 5.068      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[0]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.100      ; 5.061      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_bstatus_reg                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 5.070      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_estatus_reg                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 5.070      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_status_reg_pie                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 5.070      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.109      ; 5.070      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|t_dav                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 5.073      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 5.073      ;
; 4.790 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.112      ; 5.073      ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 3.900 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 4.531      ;
; 3.900 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.460      ; 4.531      ;
; 4.254 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.526      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 4.514      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.516      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.516      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.531      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 4.531      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.516      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.516      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.530      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.516      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.516      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.546      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.546      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.546      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.546      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.546      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.546      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.546      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.546      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.546      ;
; 4.283 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.546      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.546      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 4.493      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 4.493      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 4.493      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 4.493      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 4.493      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.539      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.539      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.546      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.546      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.546      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.546      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.546      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.546      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 4.546      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 4.545      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 4.545      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 4.545      ;
; 4.284 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 4.545      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.524      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.524      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.524      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.526      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.524      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 4.475      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 4.475      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 4.475      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 4.475      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.019      ; 4.475      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.526      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.526      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.526      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.524      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.530      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.524      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.518      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.538      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.538      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.526      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.526      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 4.538      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.530      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.530      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.530      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.530      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.530      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.530      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.544      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.544      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.544      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.544      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.544      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.544      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.544      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.544      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.544      ;
; 4.285 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.544      ;
; 4.286 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 4.482      ;
; 4.286 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 4.482      ;
; 4.286 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 4.482      ;
; 4.286 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 4.482      ;
; 4.286 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 4.482      ;
; 4.287 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.527      ;
; 4.287 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.527      ;
; 4.287 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.527      ;
; 4.287 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.527      ;
; 4.287 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.527      ;
; 4.287 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.527      ;
; 4.287 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 4.541      ;
; 4.287 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 4.541      ;
; 4.287 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 4.527      ;
; 4.452 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 4.611      ;
; 4.465 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 4.620      ;
; 4.465 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_22                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 4.620      ;
; 4.469 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_3                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 4.606      ;
; 4.475 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 4.616      ;
; 4.475 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_20                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.025      ; 4.616      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                            ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                            ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                            ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                                                                                                                                            ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                                                                                                                                             ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[14]                                                                                                                                                                                                                                                                                         ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[16]                                                                                                                                                                                                                                                                                         ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[23]                                                                                                                                                                                                                                                                                         ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]                                                                                                                                                                                                                                                                                          ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                                                                                                                                       ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                                                                                                                                       ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                                                                                                                                       ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff    ;
; 4.796 ; 5.014        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff  ;
; 4.797 ; 5.015        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                                                                                                                                            ;
; 4.797 ; 5.015        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                             ;
; 4.797 ; 5.015        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                             ;
; 4.797 ; 5.015        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]                                                                                                                                                                                                                                                                                          ;
; 4.797 ; 5.015        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                                                                                                                                                                                                                                          ;
; 4.797 ; 5.015        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff    ;
; 4.797 ; 5.015        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff  ;
; 4.797 ; 5.015        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff    ;
; 4.797 ; 5.015        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                                                                                                                                                                                                                           ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                                                                                                                                                                                                                           ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                                                                                                                                                                                                                           ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                                                                                                                                                                                                                           ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                                                                                                                                                                                                                           ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                                                                                                                                                                                                                           ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                                                                                                                                                                                                                           ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                                                                                                                                                                                                                           ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                                                                                                                                                                                                                           ;
; 4.798 ; 5.016        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[9]                                                                                                                                                                                                                                                                           ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                                                                                                                                            ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                                                                                                                                            ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                             ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                             ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[24]                                                                                                                                                                                                                                                                                         ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                         ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                          ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                          ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                                                                                                                                       ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                                                                                                                                       ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                                                                                                                                       ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff   ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff   ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff    ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff    ;
; 4.799 ; 5.017        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[1]                                                                                                                                                                                                                                                                                                                    ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[1]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[3]                                                                                                                                                                                                                                                                                                                    ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[3]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[5]                                                                                                                                                                                                                                                                                                                    ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[6]                                                                                                                                                                                                                                                                                                                    ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[9]                                                                                                                                                                                                                                                                                                                    ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                       ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[9]~_Duplicate_2                                                                                                                                                                                                                                                                                                       ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|x_dim[9]~_Duplicate_3                                                                                                                                                                                                                                                                                                       ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|y_dim[4]                                                                                                                                                                                                                                                                                                                    ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|y_dim[5]                                                                                                                                                                                                                                                                                                                    ;
; 4.801 ; 5.131        ; 0.330          ; High Pulse Width ; CLOCK_50 ; Rise       ; blittera:blittera|y_dim[6]                                                                                                                                                                                                                                                                                                                    ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                                                                                                                                            ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                                                                                                                                            ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                             ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[20]                                                                                                                                                                                                                                                                                         ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                         ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[22]                                                                                                                                                                                                                                                                                         ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                          ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                                                                                                                                       ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                                                                                                                                       ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                                                                                                                                       ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                                                                                                                                       ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff   ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff   ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff   ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff   ;
; 4.801 ; 5.019        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[10]                                                                                                                                                                                                                                                                          ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[11]                                                                                                                                                                                                                                                                          ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[12]                                                                                                                                                                                                                                                                          ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[13]                                                                                                                                                                                                                                                                          ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                                                                                                                                                                                                                          ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                                                                                                                                                                                                                          ;
; 4.802 ; 5.020        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[40]            ;
; 9.689 ; 9.907        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[51]            ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[41]            ;
; 9.691 ; 9.909        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[42]            ;
; 9.692 ; 9.910        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]             ;
; 9.692 ; 9.910        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[37]            ;
; 9.692 ; 9.910        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[39]            ;
; 9.692 ; 9.910        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54]            ;
; 9.692 ; 9.910        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                             ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[36]            ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55]            ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56]            ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58]            ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59]            ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[36]            ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55]            ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56]            ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58]            ;
; 9.693 ; 9.911        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59]            ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57]            ;
; 9.694 ; 9.912        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57]            ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[38]            ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[45]            ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[46]            ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[38]            ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[40]            ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[45]            ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[46]            ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[47]            ;
; 9.695 ; 9.913        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51]            ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[52]            ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[53]            ;
; 9.696 ; 9.914        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60]            ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[41]            ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[42]            ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[44]            ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[48]            ;
; 9.697 ; 9.915        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[50]            ;
; 9.698 ; 9.916        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[37]            ;
; 9.698 ; 9.916        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[39]            ;
; 9.698 ; 9.916        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54]            ;
; 9.701 ; 9.919        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[43]            ;
; 9.701 ; 9.919        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[49]            ;
; 9.701 ; 9.919        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[52]            ;
; 9.701 ; 9.919        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53]            ;
; 9.701 ; 9.919        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60]            ;
; 9.702 ; 9.920        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[43]            ;
; 9.702 ; 9.920        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[49]            ;
; 9.702 ; 9.920        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[44]            ;
; 9.702 ; 9.920        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48]            ;
; 9.702 ; 9.920        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50]            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[12]                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[13]                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[16]                                                                                      ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                              ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                              ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                              ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                              ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                              ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[12]            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[13]            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[14]            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[15]            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[12]            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[13]            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[14]            ;
; 9.709 ; 9.927        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[15]            ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[20]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[21]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[7]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_cs_n                                                                                          ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[6]                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]~_Duplicate_1                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]~_Duplicate_1                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                    ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[16]            ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[17]            ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[18]            ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 35.790 ; 40.000       ; 4.210          ; Port Rate ; VGA_CLK ; Rise       ; VGA_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.485 ; 49.718       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~portb_address_reg0                                                                                                                                                                 ;
; 49.486 ; 49.719       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a14~portb_address_reg0                                                                                                                                                                 ;
; 49.486 ; 49.719       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                  ;
; 49.486 ; 49.719       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~portb_address_reg0                                                                                                                                                                 ;
; 49.487 ; 49.720       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                                                                 ;
; 49.487 ; 49.720       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                                                                 ;
; 49.487 ; 49.720       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                                                                 ;
; 49.487 ; 49.720       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                                                                 ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                                                                 ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~portb_address_reg0                                                                                                                                                                 ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                                                                 ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                                                                 ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                                                                 ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a78~portb_address_reg0                                                                                                                                                                 ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                                                                 ;
; 49.488 ; 49.721       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                                                  ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                  ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                 ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                                                                 ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~portb_address_reg0                                                                                                                                                                 ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                                                                 ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                                  ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a70~portb_address_reg0                                                                                                                                                                 ;
; 49.489 ; 49.722       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a26~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a46~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                                                                 ;
; 49.490 ; 49.723       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                                                                  ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                                                                 ;
; 49.491 ; 49.724       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a82~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~portb_address_reg0                                                                                                                                                                 ;
; 49.492 ; 49.725       ; 0.233          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a74~portb_address_reg0                                                                                                                                                                 ;
; 49.564 ; 49.782       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                 ;
; 49.565 ; 49.783       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                             ;
; 49.566 ; 49.784       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                               ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[10] ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[11] ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[12] ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[13] ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[14] ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[1]  ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[2]  ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[3]  ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[4]  ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[5]  ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[6]  ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[7]  ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[8]  ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[9]  ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188]                                                                                                         ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189]                                                                                                         ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190]                                                                                                         ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191]                                                                                                         ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]                                                                                                         ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]                                                                                                         ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]                                                                                                         ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195]                                                                                                         ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]                                                                                                         ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197]                                                                                                         ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198]                                                                                                         ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199]                                                                                                         ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                                                                                                         ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                       ;
; 49.605 ; 49.791       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                                                                                                                                       ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[16] ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[17] ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[18] ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[19] ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[20] ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[21] ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[22] ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[23] ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[24] ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[25] ;
; 49.606 ; 49.792       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[26] ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; 7.544  ; 7.996  ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; 7.544  ; 7.996  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 2.735  ; 3.026  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 2.176  ; 2.437  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 2.193  ; 2.457  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 2.374  ; 2.661  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 2.092  ; 2.326  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 2.340  ; 2.634  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 2.460  ; 2.709  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 2.337  ; 2.629  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 2.535  ; 2.819  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 1.261  ; 1.500  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 2.735  ; 3.026  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 1.958  ; 2.217  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 2.261  ; 2.521  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 2.612  ; 2.898  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 2.669  ; 2.966  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 2.533  ; 2.778  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 2.243  ; 2.522  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.559  ; 4.663  ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 10.137 ; 10.577 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.207  ; 1.290  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.159  ; 1.242  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.154  ; 1.237  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.133  ; 1.216  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.157  ; 1.240  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.123  ; 1.206  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.157  ; 1.240  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.167  ; 1.250  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.136  ; 1.219  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.152  ; 1.235  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.162  ; 1.245  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.180  ; 1.263  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.182  ; 1.265  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.160  ; 1.243  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.207  ; 1.290  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.189  ; 1.272  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.182  ; 1.265  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.119  ; 1.202  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.140  ; 1.223  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.136  ; 1.219  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.153  ; 1.236  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.143  ; 1.226  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.171  ; 1.254  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.129  ; 1.212  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.126  ; 1.209  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.122  ; 1.205  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.095  ; 1.178  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.125  ; 1.208  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.125  ; 1.208  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.106  ; 1.189  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.098  ; 1.181  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.136  ; 1.219  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.143  ; 1.226  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; -4.675 ; -4.989 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; -4.675 ; -4.989 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; -0.874 ; -1.102 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; -1.736 ; -1.978 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; -1.753 ; -1.996 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; -1.942 ; -2.216 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; -1.655 ; -1.870 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; -1.895 ; -2.167 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; -2.010 ; -2.240 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; -1.905 ; -2.183 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; -2.081 ; -2.344 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; -0.874 ; -1.102 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; -2.289 ; -2.566 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; -1.528 ; -1.767 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; -1.821 ; -2.061 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; -2.157 ; -2.421 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; -2.211 ; -2.487 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; -2.079 ; -2.306 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; -1.802 ; -2.060 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.804 ; -0.951 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -3.825 ; -4.272 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.528 ; -0.611 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.594 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.588 ; -0.671 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.567 ; -0.650 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.591 ; -0.674 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.557 ; -0.640 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.591 ; -0.674 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.601 ; -0.684 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.569 ; -0.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.586 ; -0.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.596 ; -0.679 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.614 ; -0.697 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.617 ; -0.700 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.594 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.641 ; -0.724 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.624 ; -0.707 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.616 ; -0.699 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.553 ; -0.636 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.575 ; -0.658 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.569 ; -0.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.587 ; -0.670 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.577 ; -0.660 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.607 ; -0.690 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.563 ; -0.646 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.561 ; -0.644 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.556 ; -0.639 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.528 ; -0.611 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.558 ; -0.641 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.558 ; -0.641 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.539 ; -0.622 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.531 ; -0.614 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.569 ; -0.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.576 ; -0.659 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 14.768 ; 14.632 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 13.580 ; 13.228 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 12.970 ; 12.961 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 13.743 ; 13.412 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 12.475 ; 12.358 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 11.844 ; 11.748 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 14.768 ; 14.632 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 11.733 ; 11.805 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 15.954 ; 16.291 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 13.855 ; 13.809 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 13.118 ; 13.074 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 15.509 ; 15.050 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 13.924 ; 13.777 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 15.784 ; 15.353 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 15.948 ; 15.920 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 15.954 ; 16.291 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 15.947 ; 15.679 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 15.947 ; 15.679 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 13.601 ; 13.596 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 12.875 ; 12.934 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 14.880 ; 14.629 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 14.673 ; 14.343 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 13.703 ; 13.605 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 13.663 ; 13.842 ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 15.351 ; 15.397 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 13.718 ; 13.628 ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 13.288 ; 13.254 ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 15.124 ; 14.937 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 14.081 ; 13.962 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 15.351 ; 15.397 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 13.624 ; 13.749 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 14.054 ; 14.172 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 15.921 ; 15.655 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 12.734 ; 12.720 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 13.096 ; 13.232 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 13.767 ; 13.638 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 12.651 ; 12.530 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 12.904 ; 12.906 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 15.921 ; 15.655 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 12.818 ; 12.934 ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 16.350 ; 16.166 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 12.535 ; 12.563 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 16.350 ; 16.166 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 14.424 ; 14.142 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 14.383 ; 14.223 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 11.974 ; 11.928 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 13.716 ; 13.617 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 13.740 ; 13.955 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 14.229 ; 13.977 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 12.829 ; 12.720 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 12.504 ; 12.427 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 12.284 ; 12.212 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 12.389 ; 12.375 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 14.229 ; 13.977 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 13.199 ; 13.167 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 13.392 ; 13.645 ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 13.732 ; 13.477 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 13.732 ; 13.477 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 13.108 ; 12.920 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 12.516 ; 12.179 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 11.896 ; 11.823 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 12.477 ; 12.572 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 12.667 ; 12.660 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 11.803 ; 11.918 ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 61.901 ; 61.736 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 57.511 ; 57.189 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 57.664 ; 57.334 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 57.718 ; 57.474 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 57.715 ; 57.559 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 60.139 ; 59.783 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 57.051 ; 56.856 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 57.383 ; 57.155 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 57.658 ; 57.574 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 60.666 ; 60.356 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 61.901 ; 61.736 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 60.621 ; 60.377 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 60.374 ; 60.018 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 59.655 ; 59.368 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 60.392 ; 60.156 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 60.548 ; 60.206 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 60.843 ; 60.668 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 60.081 ; 59.888 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 59.801 ; 59.531 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 12.359 ; 12.197 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 12.359 ; 12.197 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 11.603 ; 11.146 ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 9.801  ; 9.946  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 10.613 ; 10.482 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 9.265  ; 8.933  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 9.725  ; 9.407  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 9.403  ; 9.207  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 9.879  ; 9.825  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 10.275 ; 10.173 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 8.581  ; 8.516  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 8.199  ; 8.153  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 8.772  ; 8.745  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 10.613 ; 10.482 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 9.664  ; 9.432  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.931  ; 7.892  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 9.547  ; 9.392  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 6.964  ; 6.826  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 6.454  ; 6.373  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 9.876  ; 9.618  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 6.797  ; 6.727  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 8.137  ; 8.101  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 6.692  ; 6.758  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 6.734  ; 6.690  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.775 ; 15.431 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.092  ; 3.065  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.058  ; 3.031  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.000  ; 2.973  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.887  ; 2.883  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.092  ; 3.065  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.010  ; 2.983  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.026  ; 2.999  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.923  ; 2.919  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.949  ; 2.945  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.029  ; 3.002  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.023  ; 2.996  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.970  ; 2.966  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.051  ; 3.024  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.036  ; 3.009  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.057  ; 3.030  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.897  ; 2.893  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.057  ; 3.030  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.017  ; 2.990  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.077  ; 3.050  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.113  ; 3.086  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.033  ; 3.006  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.079  ; 3.052  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.100  ; 3.073  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.096  ; 3.069  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.090  ; 3.063  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.096  ; 3.069  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.106  ; 3.079  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.098  ; 3.071  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.061  ; 3.034  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.071  ; 3.044  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.113  ; 3.086  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.030  ; 3.003  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.093  ; 3.066  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.106  ; 3.079  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.957  ; 2.953  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.091  ; 3.064  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.054  ; 3.027  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.032  ; 3.005  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.078  ; 3.051  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.060  ; 3.033  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.050  ; 3.023  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.020  ; 2.993  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.064  ; 3.037  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.026  ; 2.999  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.031  ; 3.004  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.059  ; 3.032  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.089  ; 3.062  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.089  ; 3.062  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.068  ; 3.041  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.076  ; 3.049  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.098  ; 3.071  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.111  ; 3.084  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.046  ; 3.019  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.013  ; 2.986  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.172 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.172 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 10.235 ; 10.257 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 12.031 ; 11.692 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 11.557 ; 11.477 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 12.217 ; 11.909 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 10.966 ; 10.856 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 10.369 ; 10.257 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 13.216 ; 13.087 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 10.235 ; 10.393 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 9.231  ; 9.138  ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 9.718  ; 9.687  ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 9.231  ; 9.138  ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 11.512 ; 11.033 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 9.988  ; 9.808  ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 11.776 ; 11.503 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 11.976 ; 11.912 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 11.943 ; 12.303 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 8.866  ; 8.838  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 11.739 ; 11.502 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 9.501  ; 9.474  ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 8.866  ; 8.838  ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 10.715 ; 10.548 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 10.520 ; 10.364 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 9.625  ; 9.511  ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 9.554  ; 9.719  ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 9.552  ; 9.548  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 9.968  ; 9.908  ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 9.552  ; 9.548  ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 11.385 ; 11.374 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 10.312 ; 10.224 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 11.691 ; 11.604 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 10.034 ; 10.024 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 10.320 ; 10.403 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 9.374  ; 9.249  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 9.476  ; 9.420  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 10.011 ; 9.889  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 10.474 ; 10.362 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 9.374  ; 9.249  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 9.703  ; 9.606  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 12.587 ; 12.284 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 9.529  ; 9.635  ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 9.420  ; 9.362  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 9.954  ; 9.978  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 13.778 ; 13.484 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 11.769 ; 11.481 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 11.721 ; 11.583 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 9.420  ; 9.362  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 11.131 ; 10.987 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 11.089 ; 11.362 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 9.803  ; 9.741  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 10.334 ; 10.227 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 10.076 ; 9.951  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 9.803  ; 9.741  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 9.904  ; 9.897  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 11.692 ; 11.417 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 10.776 ; 10.698 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 10.848 ; 11.158 ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 9.260  ; 9.248  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 11.147 ; 10.830 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 10.588 ; 10.286 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 9.931  ; 9.743  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 9.334  ; 9.248  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 10.011 ; 9.937  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 10.182 ; 10.048 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 9.260  ; 9.397  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 8.836  ; 8.825  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 10.490 ; 10.258 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 10.045 ; 9.913  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 9.610  ; 9.456  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 9.549  ; 9.565  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 11.867 ; 11.665 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 9.275  ; 9.273  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 9.142  ; 9.022  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 8.836  ; 8.825  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 10.585 ; 10.365 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 11.667 ; 11.668 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 10.993 ; 10.894 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 10.648 ; 10.492 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 9.404  ; 9.291  ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 11.007 ; 10.690 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 10.088 ; 9.865  ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 10.680 ; 10.568 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 10.528 ; 10.263 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 10.098 ; 9.723  ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 11.165 ; 10.726 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 11.934 ; 11.781 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 11.165 ; 10.726 ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 9.435  ; 9.575  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 6.224  ; 6.145  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 8.922  ; 8.602  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 9.363  ; 9.056  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 9.056  ; 8.866  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 9.511  ; 9.458  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 9.892  ; 9.792  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 8.266  ; 8.202  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 7.899  ; 7.853  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 8.445  ; 8.418  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 10.217 ; 10.089 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 9.305  ; 9.082  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 7.642  ; 7.604  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 9.195  ; 9.044  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 6.713  ; 6.579  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 6.224  ; 6.145  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 9.510  ; 9.260  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 6.553  ; 6.484  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 7.838  ; 7.805  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 6.452  ; 6.516  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 6.491  ; 6.447  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.353 ; 13.004 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.461  ; 2.456  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.630  ; 2.602  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.574  ; 2.546  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.461  ; 2.456  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.664  ; 2.636  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.584  ; 2.556  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.599  ; 2.571  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.497  ; 2.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.523  ; 2.518  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.603  ; 2.575  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.597  ; 2.569  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.542  ; 2.537  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.624  ; 2.596  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.609  ; 2.581  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.471  ; 2.466  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.471  ; 2.466  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.629  ; 2.601  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.591  ; 2.563  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.649  ; 2.621  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.531  ; 2.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.607  ; 2.579  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.652  ; 2.624  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.673  ; 2.645  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.669  ; 2.641  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.663  ; 2.635  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.669  ; 2.641  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.679  ; 2.651  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.670  ; 2.642  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.634  ; 2.606  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.644  ; 2.616  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.686  ; 2.658  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.604  ; 2.576  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.666  ; 2.638  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.679  ; 2.651  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.531  ; 2.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.664  ; 2.636  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.627  ; 2.599  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.606  ; 2.578  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.650  ; 2.622  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.633  ; 2.605  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.623  ; 2.595  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.595  ; 2.567  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.637  ; 2.609  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.600  ; 2.572  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.604  ; 2.576  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.631  ; 2.603  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.661  ; 2.633  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.661  ; 2.633  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.640  ; 2.612  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.648  ; 2.620  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.670  ; 2.642  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.683  ; 2.655  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.619  ; 2.591  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.587  ; 2.559  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.596 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.596 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 8.544 ;    ;    ; 8.799 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 8.231 ;    ;    ; 8.473 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                               ;
+---------------+------------+--------+--------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------+------------+--------+--------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.782  ; 8.694  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 10.348 ; 10.260 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 10.296 ; 10.208 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 10.348 ; 10.260 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 10.296 ; 10.208 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.955  ; 9.867  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.955  ; 9.867  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 10.624 ; 10.536 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 9.178  ; 9.123  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 9.357  ; 9.269  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 9.357  ; 9.269  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.977  ; 9.889  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.977  ; 9.889  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 9.308  ; 9.220  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 9.636  ; 9.548  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.782  ; 8.694  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 9.308  ; 9.220  ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.819  ; 2.764  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.924  ; 2.836  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.950  ; 2.862  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.971  ; 2.883  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.957  ; 2.869  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.971  ; 2.883  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.957  ; 2.869  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.957  ; 2.869  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.969  ; 2.881  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.942  ; 2.854  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.942  ; 2.854  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.954  ; 2.866  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.911  ; 2.823  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.954  ; 2.866  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.937  ; 2.849  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.819  ; 2.764  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.942  ; 2.854  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.955  ; 2.867  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.933  ; 2.845  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.959  ; 2.871  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.941  ; 2.853  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.941  ; 2.853  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.911  ; 2.823  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.955  ; 2.867  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.937  ; 2.849  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.942  ; 2.854  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.970  ; 2.882  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.970  ; 2.882  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.970  ; 2.882  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.969  ; 2.881  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.977  ; 2.889  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.969  ; 2.881  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.972  ; 2.884  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                       ;
+---------------+------------+--------+--------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------+------------+--------+--------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.479  ; 8.391  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.982  ; 9.894  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.932  ; 9.844  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.982  ; 9.894  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.932  ; 9.844  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.604  ; 9.516  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.604  ; 9.516  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 10.247 ; 10.159 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.855  ; 8.800  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 9.031  ; 8.943  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 9.031  ; 8.943  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.626  ; 9.538  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.626  ; 9.538  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.984  ; 8.896  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 9.298  ; 9.210  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.479  ; 8.391  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.984  ; 8.896  ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.396  ; 2.341  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.501  ; 2.413  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.526  ; 2.438  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.547  ; 2.459  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.533  ; 2.445  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.547  ; 2.459  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.533  ; 2.445  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.533  ; 2.445  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.544  ; 2.456  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.518  ; 2.430  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.518  ; 2.430  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.530  ; 2.442  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.488  ; 2.400  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.530  ; 2.442  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.513  ; 2.425  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.396  ; 2.341  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.518  ; 2.430  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.531  ; 2.443  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.510  ; 2.422  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.534  ; 2.446  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.517  ; 2.429  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.517  ; 2.429  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.489  ; 2.401  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.531  ; 2.443  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.514  ; 2.426  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.518  ; 2.430  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.545  ; 2.457  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.545  ; 2.457  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.545  ; 2.457  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.544  ; 2.456  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.552  ; 2.464  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.544  ; 2.456  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.547  ; 2.459  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+--------+--------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                    ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.740     ; 8.828     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 10.238    ; 10.326    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 10.183    ; 10.271    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 10.238    ; 10.326    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 10.183    ; 10.271    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.853     ; 9.941     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.853     ; 9.941     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 10.498    ; 10.586    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 9.123     ; 9.178     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 9.255     ; 9.343     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 9.255     ; 9.343     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.876     ; 9.964     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.876     ; 9.964     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 9.210     ; 9.298     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 9.546     ; 9.634     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.740     ; 8.828     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 9.210     ; 9.298     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.831     ; 2.886     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.903     ; 2.991     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.929     ; 3.017     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.950     ; 3.038     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.936     ; 3.024     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.950     ; 3.038     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.936     ; 3.024     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.936     ; 3.024     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.933     ; 3.021     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.890     ; 2.978     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.933     ; 3.021     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.916     ; 3.004     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.831     ; 2.886     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.934     ; 3.022     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.912     ; 3.000     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.938     ; 3.026     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.920     ; 3.008     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.920     ; 3.008     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.890     ; 2.978     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.934     ; 3.022     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.916     ; 3.004     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.921     ; 3.009     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.949     ; 3.037     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.949     ; 3.037     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.949     ; 3.037     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.956     ; 3.044     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.948     ; 3.036     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.951     ; 3.039     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                            ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 8.434     ; 8.522     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 9.873     ; 9.961     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 9.820     ; 9.908     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 9.873     ; 9.961     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 9.820     ; 9.908     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 9.503     ; 9.591     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 9.503     ; 9.591     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 10.122    ; 10.210    ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 8.800     ; 8.855     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 8.930     ; 9.018     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 8.930     ; 9.018     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 9.526     ; 9.614     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 9.526     ; 9.614     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 8.886     ; 8.974     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 9.209     ; 9.297     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 8.434     ; 8.522     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 8.886     ; 8.974     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 2.477     ; 2.565     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 2.502     ; 2.590     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 2.523     ; 2.611     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 2.509     ; 2.597     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 2.523     ; 2.611     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 2.509     ; 2.597     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 2.509     ; 2.597     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 2.520     ; 2.608     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 2.506     ; 2.594     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 2.464     ; 2.552     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 2.506     ; 2.594     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 2.489     ; 2.577     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 2.405     ; 2.460     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 2.507     ; 2.595     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 2.486     ; 2.574     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 2.510     ; 2.598     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 2.493     ; 2.581     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 2.493     ; 2.581     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 2.465     ; 2.553     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 2.507     ; 2.595     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 2.490     ; 2.578     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 2.494     ; 2.582     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 2.521     ; 2.609     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 2.520     ; 2.608     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 2.528     ; 2.616     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 2.520     ; 2.608     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 2.523     ; 2.611     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 33.165 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                              ;
+---------------------------------------+---------+---------------+
; Clock                                 ; Slack   ; End Point TNS ;
+---------------------------------------+---------+---------------+
; nios_system|sdram_pll|sd1|pll7|clk[0] ; -10.125 ; -462.102      ;
; CLOCK_50                              ; -10.049 ; -749.647      ;
; altera_reserved_tck                   ; 46.798  ; 0.000         ;
+---------------------------------------+---------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                             ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; CLOCK_50                              ; 0.088 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.175 ; 0.000         ;
; altera_reserved_tck                   ; 0.181 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                          ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 16.654 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 16.836 ; 0.000         ;
; altera_reserved_tck                   ; 48.538 ; 0.000         ;
+---------------------------------------+--------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                          ;
+---------------------------------------+-------+---------------+
; Clock                                 ; Slack ; End Point TNS ;
+---------------------------------------+-------+---------------+
; altera_reserved_tck                   ; 0.494 ; 0.000         ;
; CLOCK_50                              ; 0.718 ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 2.237 ; 0.000         ;
+---------------------------------------+-------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary               ;
+---------------------------------------+--------+---------------+
; Clock                                 ; Slack  ; End Point TNS ;
+---------------------------------------+--------+---------------+
; CLOCK_50                              ; 4.979  ; 0.000         ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; 9.779  ; 0.000         ;
; VGA_CLK                               ; 36.000 ; 0.000         ;
; altera_reserved_tck                   ; 49.455 ; 0.000         ;
+---------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                           ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -10.125 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.601     ; 28.531     ;
; -10.125 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.601     ; 28.531     ;
; -10.107 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 28.528     ;
; -10.107 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 28.528     ;
; -10.106 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.599     ; 28.514     ;
; -10.088 ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 28.511     ;
; -10.038 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.601     ; 28.444     ;
; -10.027 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 28.434     ;
; -10.020 ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 28.441     ;
; -10.009 ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.585     ; 28.431     ;
; -9.991  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 28.423     ;
; -9.991  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 28.423     ;
; -9.986  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.601     ; 28.392     ;
; -9.972  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.573     ; 28.406     ;
; -9.968  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 28.389     ;
; -9.957  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.403     ;
; -9.957  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.403     ;
; -9.954  ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.600     ; 28.361     ;
; -9.948  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 28.384     ;
; -9.948  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 28.384     ;
; -9.947  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 28.395     ;
; -9.947  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 28.395     ;
; -9.938  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 28.386     ;
; -9.936  ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[54] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.585     ; 28.358     ;
; -9.929  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 28.367     ;
; -9.928  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.557     ; 28.378     ;
; -9.904  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 28.336     ;
; -9.893  ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.574     ; 28.326     ;
; -9.889  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.335     ;
; -9.889  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.335     ;
; -9.876  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.322     ;
; -9.876  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.322     ;
; -9.870  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.316     ;
; -9.870  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 28.318     ;
; -9.861  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 28.297     ;
; -9.860  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 28.308     ;
; -9.859  ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.560     ; 28.306     ;
; -9.857  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 28.305     ;
; -9.852  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 28.284     ;
; -9.850  ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 28.287     ;
; -9.849  ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.558     ; 28.298     ;
; -9.820  ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.574     ; 28.253     ;
; -9.818  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.264     ;
; -9.809  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 28.245     ;
; -9.808  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 28.256     ;
; -9.802  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.248     ;
; -9.791  ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.560     ; 28.238     ;
; -9.789  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.235     ;
; -9.788  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.572     ; 28.223     ;
; -9.788  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.572     ; 28.223     ;
; -9.786  ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.560     ; 28.233     ;
; -9.778  ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.560     ; 28.225     ;
; -9.777  ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 28.214     ;
; -9.776  ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.558     ; 28.225     ;
; -9.771  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 28.207     ;
; -9.771  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 28.207     ;
; -9.769  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 28.206     ;
; -9.752  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.569     ; 28.190     ;
; -9.750  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.196     ;
; -9.742  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.188     ;
; -9.742  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.188     ;
; -9.737  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.183     ;
; -9.734  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 28.166     ;
; -9.734  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 28.166     ;
; -9.731  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 28.163     ;
; -9.731  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 28.163     ;
; -9.724  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 28.145     ;
; -9.724  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 28.145     ;
; -9.723  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.559     ; 28.171     ;
; -9.718  ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.560     ; 28.165     ;
; -9.715  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.573     ; 28.149     ;
; -9.712  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.573     ; 28.146     ;
; -9.705  ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.560     ; 28.152     ;
; -9.705  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 28.128     ;
; -9.701  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.572     ; 28.136     ;
; -9.690  ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 28.126     ;
; -9.684  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 28.120     ;
; -9.673  ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 28.110     ;
; -9.655  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.101     ;
; -9.654  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 28.086     ;
; -9.654  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 28.086     ;
; -9.649  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.572     ; 28.084     ;
; -9.647  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 28.079     ;
; -9.644  ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.560     ; 28.091     ;
; -9.644  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 28.076     ;
; -9.637  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.586     ; 28.058     ;
; -9.636  ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.574     ; 28.069     ;
; -9.635  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[56] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.573     ; 28.069     ;
; -9.633  ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[55] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.574     ; 28.066     ;
; -9.632  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 28.068     ;
; -9.626  ; blittera:blittera|counter[17]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[60] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.585     ; 28.048     ;
; -9.617  ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[57] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.571     ; 28.053     ;
; -9.615  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 28.041     ;
; -9.608  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 28.034     ;
; -9.603  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[59] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.561     ; 28.049     ;
; -9.600  ; blittera:blittera|x_dim[1]~_Duplicate_3 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[53] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.570     ; 28.037     ;
; -9.600  ; blittera:blittera|counter[18]           ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[50] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.579     ; 28.028     ;
; -9.599  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[48] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.581     ; 28.025     ;
; -9.595  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[58] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.575     ; 28.027     ;
; -9.593  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[51] ; CLOCK_50     ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -1.584     ; 28.016     ;
+---------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                              ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.049 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 29.997     ;
; -10.049 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 29.997     ;
; -10.040 ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 29.988     ;
; -10.040 ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 29.988     ;
; -10.030 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 29.980     ;
; -10.021 ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 29.971     ;
; -9.962  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 29.910     ;
; -9.953  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 29.901     ;
; -9.951  ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 29.900     ;
; -9.942  ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 29.891     ;
; -9.910  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 29.858     ;
; -9.901  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 29.849     ;
; -9.878  ; blittera:blittera|x_dim[1]~_Duplicate_3 ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 29.827     ;
; -9.869  ; blittera:blittera|x_dim[1]~_Duplicate_3 ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 29.818     ;
; -9.482  ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 29.431     ;
; -9.473  ; blittera:blittera|counter[16]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 29.422     ;
; -8.846  ; blittera:blittera|x_dim[6]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 28.796     ;
; -8.846  ; blittera:blittera|x_dim[3]~_Duplicate_3 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 28.796     ;
; -8.827  ; blittera:blittera|counter[18]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 28.779     ;
; -8.783  ; blittera:blittera|counter[15]           ; burst_control:burst|sdram_master:master|state.BURST_WAIT  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.261     ; 28.529     ;
; -8.781  ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.980     ;
; -8.781  ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.980     ;
; -8.781  ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.980     ;
; -8.781  ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.980     ;
; -8.781  ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.980     ;
; -8.781  ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.980     ;
; -8.781  ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.980     ;
; -8.781  ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.980     ;
; -8.781  ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.980     ;
; -8.774  ; blittera:blittera|counter[15]           ; burst_control:burst|sdram_master:master|state.BURST_READ  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.261     ; 28.520     ;
; -8.759  ; blittera:blittera|x_dim[5]~_Duplicate_1 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 28.709     ;
; -8.750  ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.761     ;
; -8.750  ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.761     ;
; -8.750  ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.761     ;
; -8.750  ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.761     ;
; -8.750  ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.761     ;
; -8.750  ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.761     ;
; -8.750  ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.761     ;
; -8.750  ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.761     ;
; -8.750  ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.761     ;
; -8.748  ; blittera:blittera|counter[17]           ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 28.699     ;
; -8.742  ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.941     ;
; -8.742  ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.941     ;
; -8.742  ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.941     ;
; -8.742  ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.941     ;
; -8.742  ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.941     ;
; -8.742  ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.941     ;
; -8.742  ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.941     ;
; -8.742  ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.941     ;
; -8.742  ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.941     ;
; -8.741  ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.940     ;
; -8.741  ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.940     ;
; -8.741  ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.940     ;
; -8.741  ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.940     ;
; -8.741  ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.940     ;
; -8.741  ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.940     ;
; -8.741  ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.940     ;
; -8.741  ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.940     ;
; -8.741  ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.940     ;
; -8.737  ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.936     ;
; -8.737  ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.936     ;
; -8.737  ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.936     ;
; -8.737  ; blittera:blittera|y_dim[6]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.936     ;
; -8.737  ; blittera:blittera|x_dim[9]              ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.936     ;
; -8.737  ; blittera:blittera|x_dim[9]~_Duplicate_1 ; blittera:blittera|counter[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.936     ;
; -8.719  ; blittera:blittera|x_dim[1]~_Duplicate_1 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.730     ;
; -8.719  ; blittera:blittera|x_dim[1]~_Duplicate_2 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.730     ;
; -8.719  ; blittera:blittera|x_dim[3]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.730     ;
; -8.719  ; blittera:blittera|x_dim[3]~_Duplicate_1 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.730     ;
; -8.719  ; blittera:blittera|x_dim[3]~_Duplicate_2 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.730     ;
; -8.719  ; blittera:blittera|x_dim[5]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.730     ;
; -8.719  ; blittera:blittera|x_dim[6]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.730     ;
; -8.719  ; blittera:blittera|x_dim[9]~_Duplicate_2 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.730     ;
; -8.719  ; blittera:blittera|x_dim[9]~_Duplicate_3 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.730     ;
; -8.707  ; blittera:blittera|x_dim[9]~_Duplicate_4 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 28.657     ;
; -8.706  ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.717     ;
; -8.706  ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.717     ;
; -8.706  ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.717     ;
; -8.706  ; blittera:blittera|y_dim[6]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.717     ;
; -8.706  ; blittera:blittera|x_dim[9]              ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.717     ;
; -8.706  ; blittera:blittera|x_dim[9]~_Duplicate_1 ; blittera:blittera|counter[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.717     ;
; -8.698  ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.897     ;
; -8.698  ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.897     ;
; -8.698  ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.897     ;
; -8.698  ; blittera:blittera|y_dim[6]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.897     ;
; -8.698  ; blittera:blittera|x_dim[9]              ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.897     ;
; -8.698  ; blittera:blittera|x_dim[9]~_Duplicate_1 ; blittera:blittera|counter[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.897     ;
; -8.697  ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.896     ;
; -8.697  ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.896     ;
; -8.697  ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.896     ;
; -8.697  ; blittera:blittera|y_dim[6]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.896     ;
; -8.697  ; blittera:blittera|x_dim[9]              ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.896     ;
; -8.697  ; blittera:blittera|x_dim[9]~_Duplicate_1 ; blittera:blittera|counter[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.192      ; 28.896     ;
; -8.675  ; blittera:blittera|x_dim[1]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.686     ;
; -8.675  ; blittera:blittera|y_dim[4]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.686     ;
; -8.675  ; blittera:blittera|y_dim[5]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.686     ;
; -8.675  ; blittera:blittera|y_dim[6]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.686     ;
; -8.675  ; blittera:blittera|x_dim[9]              ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.686     ;
; -8.675  ; blittera:blittera|x_dim[9]~_Duplicate_1 ; blittera:blittera|counter[8]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.004      ; 28.686     ;
; -8.675  ; blittera:blittera|x_dim[1]~_Duplicate_3 ; burst_control:burst|sdram_master:master|burst_address[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.056     ; 28.626     ;
+---------+-----------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.798 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 3.497      ;
; 46.843 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 3.445      ;
; 46.937 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 3.342      ;
; 46.980 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 3.299      ;
; 47.093 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 3.202      ;
; 47.130 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.132      ;
; 47.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 3.122      ;
; 47.212 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 3.072      ;
; 47.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 3.020      ;
; 47.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 3.031      ;
; 47.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.934      ;
; 47.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 2.906      ;
; 47.415 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.873      ;
; 47.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 2.893      ;
; 47.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.844      ;
; 47.496 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 2.792      ;
; 47.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.744      ;
; 47.593 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 2.686      ;
; 47.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.288      ; 2.629      ;
; 47.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 2.402      ;
; 48.291 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.281      ; 1.997      ;
; 48.352 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.937      ;
; 48.533 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.756      ;
; 48.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.738      ;
; 48.595 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.688      ;
; 48.597 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.282      ; 1.692      ;
; 48.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.298      ; 1.701      ;
; 48.644 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                               ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.303      ; 1.666      ;
; 48.741 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.235      ; 1.501      ;
; 48.744 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.276      ; 1.539      ;
; 48.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                    ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.308      ; 1.473      ;
; 48.963 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 1.317      ;
; 49.091 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.188      ;
; 49.219 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 1.033      ;
; 49.811 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                                        ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.467      ;
; 94.909 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.067      ;
; 94.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.066      ;
; 94.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.066      ;
; 94.911 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.065      ;
; 94.912 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.064      ;
; 94.912 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.064      ;
; 94.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 5.063      ;
; 94.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.980      ;
; 94.996 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.980      ;
; 94.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.979      ;
; 94.997 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.979      ;
; 94.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.978      ;
; 94.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.977      ;
; 94.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.977      ;
; 94.999 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.977      ;
; 95.000 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 4.976      ;
; 95.150 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.821      ;
; 95.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.820      ;
; 95.151 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.820      ;
; 95.152 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.819      ;
; 95.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.818      ;
; 95.153 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.818      ;
; 95.154 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.817      ;
; 95.156 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.770      ;
; 95.178 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.766      ;
; 95.186 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.758      ;
; 95.231 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.695      ;
; 95.232 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.694      ;
; 95.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.693      ;
; 95.235 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.691      ;
; 95.236 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.690      ;
; 95.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.689      ;
; 95.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.734      ;
; 95.237 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.734      ;
; 95.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.688      ;
; 95.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.733      ;
; 95.238 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.733      ;
; 95.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.687      ;
; 95.239 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.732      ;
; 95.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.731      ;
; 95.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.731      ;
; 95.240 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.731      ;
; 95.241 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 4.730      ;
; 95.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.684      ;
; 95.243 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.683      ;
; 95.245 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.681      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.680      ;
; 95.247 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.679      ;
; 95.248 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.678      ;
; 95.249 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.677      ;
; 95.270 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.674      ;
; 95.271 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.673      ;
; 95.271 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.673      ;
; 95.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.672      ;
; 95.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.672      ;
; 95.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.672      ;
; 95.273 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.671      ;
; 95.274 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.670      ;
; 95.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.669      ;
; 95.275 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.669      ;
; 95.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.668      ;
; 95.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.668      ;
; 95.276 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.668      ;
; 95.277 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 4.667      ;
; 95.355 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 4.630      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.088 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.436      ;
; 0.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.465      ;
; 0.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.466      ;
; 0.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.466      ;
; 0.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.471      ;
; 0.131 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a82~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.467      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.474      ;
; 0.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.244      ; 0.483      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a80~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.473      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.242      ; 0.482      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.470      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.466      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.478      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.472      ;
; 0.139 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|MonDReg[23]                  ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|nios_system_nios2_qsys_0_cpu_ociram_sp_ram_module:nios_system_nios2_qsys_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.472      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.470      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.473      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.470      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.474      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.472      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.472      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.475      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 0.484      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 0.484      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.473      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a32~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.478      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.230      ; 0.479      ;
; 0.148 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.480      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a66~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.477      ;
; 0.148 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.479      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.483      ;
; 0.150 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.481      ;
; 0.150 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[5]                                                                                                                                                      ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.486      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.483      ;
; 0.151 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.482      ;
; 0.151 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[1]                                                                                                                                                      ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.487      ;
; 0.152 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[2]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.474      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.485      ;
; 0.153 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                                                                                                                                                                           ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.484      ;
; 0.154 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                                                                                                                                                                           ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.489      ;
; 0.154 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                                                                                                                                                                           ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.493      ;
; 0.154 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.486      ;
; 0.154 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.486      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                                                                                                                                      ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a5~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.490      ;
; 0.156 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                                                                                                                                      ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.493      ;
; 0.157 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                                                                                                                                                                           ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.492      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.488      ;
; 0.159 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.491      ;
; 0.161 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                                                                                                                                                                           ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a9~porta_address_reg0                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 0.500      ;
; 0.161 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.492      ;
; 0.161 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.492      ;
; 0.162 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_a_module:nios_system_nios2_qsys_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.493      ;
; 0.164 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                                                                                                                                                                           ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.495      ;
; 0.164 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[1]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.486      ;
; 0.165 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                                                                                                                                                      ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.502      ;
; 0.166 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                                                                                                                                                                           ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 0.498      ;
; 0.167 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[6]                                                                                                                                                      ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.504      ;
; 0.167 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[7]                                                                                                                                                      ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.504      ;
; 0.167 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[4]                                                                                                                                                      ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.504      ;
; 0.169 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                                                                                                                                                                           ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a18~porta_address_reg0                                                                                                                                                                                                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.504      ;
; 0.169 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.500      ;
; 0.169 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.500      ;
; 0.170 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                                                                                                                                                      ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a5~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.231      ; 0.505      ;
; 0.170 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[2]                                                                                                                                                      ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a2~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.232      ; 0.506      ;
; 0.172 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                                                                                                                                                                           ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|altsyncram_am31:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.495      ;
; 0.172 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[4]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.494      ;
; 0.173 ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[5]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[6]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[10]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.495      ;
; 0.174 ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[1]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[2]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[3]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[7]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                                          ; blittera:blittera|counter[9]                                                                                                                                                                                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[11]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[12]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[13]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[14]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                         ; blittera:blittera|counter[15]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|R_dst_regnum[3]                                                                                                                                                                                        ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_register_bank_b_module:nios_system_nios2_qsys_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.496      ;
; 0.176 ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|cntr_cpb:wr_ptr|counter_reg_bit[3]                                                                                                                                                      ; blittera:blittera|scfifo_blitter:fifo|scfifo:scfifo_component|scfifo_1941:auto_generated|a_dpfifo_k041:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ram_block2a1~porta_address_reg0                                                                                                                                                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 0.513      ;
; 0.179 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                     ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.227      ; 0.510      ;
; 0.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                   ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_xy_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                        ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                            ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_nios2_ocimem:the_nios_system_nios2_qsys_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.175 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1]  ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                  ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0]  ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address  ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                         ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address  ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                         ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                       ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.193 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.206 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.332      ;
; 0.212 ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.337      ;
; 0.217 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.343      ;
; 0.221 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.346      ;
; 0.248 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.249 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.375      ;
; 0.254 ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                          ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.379      ;
; 0.256 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[26] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.256 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[15] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.381      ;
; 0.259 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[25] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.261 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[24] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[5]  ; nios_system:nios_system|nios_system_sdram:sdram|active_data[5]                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.386      ;
; 0.264 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[4]  ; nios_system:nios_system|nios_system_sdram:sdram|active_data[4]                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[19] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[12] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[12]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[9]  ; nios_system:nios_system|nios_system_sdram:sdram|active_data[9]                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.392      ;
; 0.266 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[14] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[11] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[11]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.394      ;
; 0.271 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[7]  ; nios_system:nios_system|nios_system_sdram:sdram|active_data[7]                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.395      ;
; 0.281 ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                         ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.406      ;
; 0.288 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.416      ;
; 0.291 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.417      ;
; 0.295 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                        ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.420      ;
; 0.298 ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                       ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.423      ;
; 0.300 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                        ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                        ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.428      ;
; 0.305 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                 ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.431      ;
; 0.307 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.432      ;
; 0.307 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.432      ;
; 0.309 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.435      ;
; 0.312 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[2]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.437      ;
; 0.314 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.440      ;
; 0.315 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[12] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[12]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.440      ;
; 0.316 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[13] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[13]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.441      ;
; 0.317 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[24] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.442      ;
; 0.318 ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.443      ;
; 0.326 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.452      ;
; 0.327 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.453      ;
; 0.327 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.453      ;
; 0.328 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[27] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[27]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.453      ;
; 0.328 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[15] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.453      ;
; 0.329 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[14] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.454      ;
; 0.329 ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.454      ;
; 0.332 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[26] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.457      ;
; 0.334 ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.459      ;
; 0.334 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.460      ;
; 0.338 ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.463      ;
; 0.339 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.465      ;
; 0.340 ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                           ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.463      ;
; 0.343 ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                     ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.468      ;
; 0.349 ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                   ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 0.472      ;
; 0.349 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.475      ;
; 0.350 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.476      ;
; 0.352 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.478      ;
; 0.356 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[10] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[10]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.483      ;
; 0.357 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[10] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[10]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.484      ;
; 0.358 ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                                ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.484      ;
; 0.358 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[11] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[11]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.485      ;
; 0.358 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[13] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[13]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.483      ;
; 0.359 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[1]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.485      ;
; 0.359 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[9]  ; nios_system:nios_system|nios_system_sdram:sdram|active_data[9]                                                                           ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.486      ;
; 0.359 ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[27] ; nios_system:nios_system|nios_system_sdram:sdram|active_data[27]                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.484      ;
; 0.361 ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                               ; nios_system:nios_system|nios_system_sdram:sdram|i_refs[0]                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.487      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                          ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.317      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.317      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.318      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.318      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.319      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.320      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[74]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                                                 ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                 ; To Node                                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.654 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 3.418      ;
; 16.654 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 3.418      ;
; 16.654 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 3.418      ;
; 16.654 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 3.418      ;
; 16.654 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 3.418      ;
; 16.654 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 3.418      ;
; 16.654 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 3.418      ;
; 16.654 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.097      ; 3.418      ;
; 16.728 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[8]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.728 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[5]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.080     ; 3.199      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|wait_latency_counter[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|read_latency_shift_reg[0]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[0]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:keycode_s1_agent_rsp_fifo|mem_used[1]                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|read_latency_shift_reg[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sprite_num_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|wait_latency_counter[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|wait_latency_counter[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|wait_latency_counter[1]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_cs_s1_translator|read_latency_shift_reg[0]                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_cs_s1_agent_rsp_fifo|mem_used[1]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.217      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|wait_latency_counter[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.217      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:hw_to_sw_s1_translator|read_latency_shift_reg[0]                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.217      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[0]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.217      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hw_to_sw_s1_agent_rsp_fifo|mem_used[1]                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.217      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|read_latency_shift_reg[0]                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[0]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:otg_hpi_address_s1_agent_rsp_fifo|mem_used[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[0]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_address_s1_translator|wait_latency_counter[1]                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.214      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.214      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.212      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.212      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.212      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.212      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.212      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.212      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|r_val                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1                                                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[7]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[16]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[13]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.213      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                                            ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[12]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[12]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[12]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[12]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[11]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.213      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[11]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.213      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[11]                                                                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.213      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[11]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.213      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[10]                                                                                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.211      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[9]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.211      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[9]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[9]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[9]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.214      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[8]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.211      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[6]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.211      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[6]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[6]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:otg_hpi_data_s1_translator|av_readdata_pre[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[6]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.063     ; 3.214      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|av_readdata_pre[4]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_keycode:keycode|data_out[4]                                                                                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:keycode_s1_translator|av_readdata_pre[4]                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[4]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[4]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_num_s1_translator|av_readdata_pre[3]                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.216      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_otg_hpi_data:otg_hpi_data|readdata[3]                                                                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.215      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[2]                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.213      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_sw_to_hw:sw_to_hw|data_out[2]                                                                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.068     ; 3.209      ;
; 16.730 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sw_to_hw_s1_translator|av_readdata_pre[2]                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.213      ;
+--------+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                          ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 16.836 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 3.053      ;
; 16.836 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 3.053      ;
; 16.836 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 3.045      ;
; 16.837 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 3.049      ;
; 16.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 3.023      ;
; 16.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[20]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 2.995      ;
; 16.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[19]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 2.995      ;
; 16.838 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[17]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 2.987      ;
; 16.839 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[23]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 2.991      ;
; 16.840 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[21]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.153     ; 2.965      ;
; 16.841 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 3.065      ;
; 16.842 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.057      ;
; 16.842 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.057      ;
; 16.844 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[22]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.999      ;
; 16.844 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[16]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.999      ;
; 16.850 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 3.053      ;
; 16.851 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 3.062      ;
; 16.851 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 3.062      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 3.075      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 3.075      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 3.076      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 3.076      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 3.076      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 3.048      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 3.048      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 3.048      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 3.048      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 3.075      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 3.065      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.043     ; 3.065      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 3.075      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 3.048      ;
; 16.852 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[18]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 2.995      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 3.043      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 3.019      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 3.019      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[5]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 3.043      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 3.019      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[6]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 3.038      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[8]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 3.038      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[12]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 3.043      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[12]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 3.004      ;
; 16.853 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[10]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 3.004      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 3.032      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[0]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.011      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.095     ; 3.011      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[9]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 3.032      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[30]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 3.017      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[28]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 3.017      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[27]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 3.018      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[26]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 3.018      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[9]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 2.990      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[8]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 2.990      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[7]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 3.017      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[6]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 3.007      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[5]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 3.007      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[25]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 3.018      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[24]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 2.990      ;
; 16.854 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[15]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 2.990      ;
; 16.855 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[13]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 2.985      ;
; 16.855 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[11]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 2.961      ;
; 16.856 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 3.075      ;
; 16.856 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[10]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 3.075      ;
; 16.856 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[0]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 2.974      ;
; 16.857 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 3.071      ;
; 16.857 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 3.069      ;
; 16.857 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.034     ; 3.069      ;
; 16.858 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[29]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.083     ; 3.017      ;
; 16.859 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.050     ; 3.051      ;
; 16.859 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[31]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 3.013      ;
; 16.859 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[4]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 3.011      ;
; 16.859 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[2]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 3.011      ;
; 16.860 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_addr[7]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 3.046      ;
; 16.860 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_bank[1]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 3.067      ;
; 16.861 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[1]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 2.993      ;
; 16.862 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 3.024      ;
; 16.864 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[14]      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 2.966      ;
; 16.867 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 3.046      ;
; 16.869 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_data[3]       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 2.988      ;
; 16.937 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 2.924      ;
; 16.937 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 2.932      ;
; 16.937 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_20 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.079     ; 2.932      ;
; 16.938 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_23 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.082     ; 2.928      ;
; 16.939 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_21 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 2.902      ;
; 16.943 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 2.936      ;
; 16.943 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_22 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 2.936      ;
; 16.951 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 2.932      ;
; 16.952 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_10 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 2.941      ;
; 16.952 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_12 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 2.941      ;
; 16.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_5  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 2.944      ;
; 16.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_6  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.051     ; 2.944      ;
; 16.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_7  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 2.954      ;
; 16.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_8  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 2.927      ;
; 16.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_9  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 2.927      ;
; 16.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_15 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 2.927      ;
; 16.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_24 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 2.927      ;
; 16.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_25 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 2.955      ;
; 16.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_26 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 2.955      ;
; 16.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_27 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 2.955      ;
; 16.953 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_28 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 2.954      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.538 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.302      ; 1.771      ;
; 48.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.278      ; 1.706      ;
; 49.335 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 0.949      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.925      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.925      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.925      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.925      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.925      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.935      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.926      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.926      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.926      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.926      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.926      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.926      ;
; 97.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.926      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.892      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.894      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.894      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.894      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.892      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.892      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.892      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.892      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.892      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[233] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.892      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.892      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.892      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.918      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.918      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.894      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.894      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.894      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.894      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.894      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.894      ;
; 97.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.894      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.924      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.924      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.924      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.924      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.924      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.924      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.924      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.930      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.930      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.930      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.930      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.930      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.930      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.930      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.913      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.913      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.913      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.913      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.913      ;
; 97.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.913      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.923      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.923      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.923      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.923      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.923      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.923      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.923      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.923      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.924      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.924      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.924      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.924      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.924      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.924      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.924      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.919      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.919      ;
; 97.043 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.919      ;
; 97.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.916      ;
; 97.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.916      ;
; 97.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.916      ;
; 97.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.916      ;
; 97.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.916      ;
; 97.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.904      ;
; 97.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.910      ;
; 97.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.910      ;
; 97.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.910      ;
; 97.044 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.910      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.494 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.619      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.698      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.720      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.720      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.720      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.720      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.720      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.720      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.720      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.720      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.720      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.720      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.720      ;
; 0.579 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 0.720      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.816      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.816      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.816      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.816      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.716 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.835      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.946      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.946      ;
; 0.817 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.946      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][2]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][3]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][4]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][5]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][6]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][7]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][8]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.945      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.962      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.962      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.962      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][9]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.962      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.970      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.970      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.970      ;
; 0.973 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.102      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.305 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.467      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.469      ;
; 1.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.469      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.588      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.588      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.588      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.588      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.588      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.588      ;
; 1.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.588      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.592      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.592      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.592      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.592      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.592      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.592      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.592      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.592      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.592      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.592      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.592      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.592      ;
; 1.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.592      ;
; 2.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.246      ; 2.620      ;
; 2.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.246      ; 2.620      ;
; 2.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.246      ; 2.620      ;
; 2.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.246      ; 2.620      ;
; 2.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.246      ; 2.620      ;
; 2.290 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.246      ; 2.620      ;
; 2.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.254      ; 2.630      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[8]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[10]                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[7]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[5]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[6]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.718 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[9]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.050      ; 0.852      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.837      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.837      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.837      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.837      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.837      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.837      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.861      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[9]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.861      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.861      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.861      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.837      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.837      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.033      ; 0.837      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.861      ;
; 0.720 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.057      ; 0.861      ;
; 0.728 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.868      ;
; 0.728 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.868      ;
; 0.728 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.868      ;
; 0.728 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.868      ;
; 0.728 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[10]                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.868      ;
; 0.728 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.868      ;
; 0.728 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.868      ;
; 0.728 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.868      ;
; 0.728 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.868      ;
; 0.728 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.868      ;
; 0.728 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.868      ;
; 0.728 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.868      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.871      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.871      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.871      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe18a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.871      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.871      ;
; 0.733 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|alt_synch_pipe_tld:ws_dgrp|dffpipe_te9:dffpipe16|dffe17a[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.871      ;
; 0.878 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[1]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.003      ;
; 0.878 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.003      ;
; 0.878 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.003      ;
; 0.878 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.003      ;
; 0.878 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.003      ;
; 0.878 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.003      ;
; 0.878 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.003      ;
; 0.878 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.003      ;
; 0.878 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[4]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.003      ;
; 0.878 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[2]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.003      ;
; 0.878 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[0]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.003      ;
; 0.878 ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|dffpipe_3dc:wraclr|dffe16a[0] ; burst_control:burst|FIFO:fifo|dcfifo:dcfifo_component|dcfifo_62l1:auto_generated|wrptr_g[3]                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.003      ;
; 2.553 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[15]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.873      ;
; 2.553 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[19]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.873      ;
; 2.553 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[18]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.873      ;
; 2.553 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[17]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.873      ;
; 2.553 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[16]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.873      ;
; 2.553 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[14]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.873      ;
; 2.553 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[13]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.873      ;
; 2.553 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[12]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.873      ;
; 2.553 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[11]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.873      ;
; 2.553 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[10]                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.873      ;
; 2.554 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[9]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 2.883      ;
; 2.561 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[7]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.881      ;
; 2.561 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[8]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.881      ;
; 2.561 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.881      ;
; 2.561 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[5]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.881      ;
; 2.561 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[4]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.881      ;
; 2.561 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[3]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.881      ;
; 2.561 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[2]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.881      ;
; 2.561 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.881      ;
; 2.561 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_sprite_xy:sprite_xy|data_out[1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 2.881      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.895      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[4]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[8]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.881      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[18]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.881      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[21]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.885      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[19]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.881      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[20]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.881      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[10]                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.881      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[9]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 2.881      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[3]                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.892      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[3]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.885      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[5]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.885      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|t_dav                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.895      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.895      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.895      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.895      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.895      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.895      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.895      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 2.895      ;
; 2.743 ; nios_system:nios_system|altera_reset_controller:rst_controller|r_sync_rst                                      ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|d_writedata[4]                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 2.885      ;
+-------+----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                             ; To Node                                                                                                                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 2.237 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[1] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.573      ;
; 2.237 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|za_valid                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.252      ; 2.573      ;
; 2.418 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_addr[12]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.069      ; 2.571      ;
; 2.439 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[3]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.582      ;
; 2.439 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[1]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.582      ;
; 2.439 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[2]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.582      ;
; 2.439 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_cmd[0]                                                                                 ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.582      ;
; 2.439 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|init_done                                                                                ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.582      ;
; 2.439 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.000                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.582      ;
; 2.439 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.000                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.582      ;
; 2.439 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.001                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 2.582      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[7]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.567      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[4]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.575      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[3]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.575      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[0]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.051      ; 2.575      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entries[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.567      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|wr_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.567      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000010                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.567      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|f_pop                                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.567      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.573      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.573      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000000001                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.564      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.576      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.576      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.100000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.567      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|rd_address ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 2.567      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[0]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.564      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[1]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.564      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.572      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|ack_refresh_request                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.564      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_cmd[2]~_Duplicate_1                                                                    ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.564      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_request                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.564      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[2]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.577      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[1]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.577      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|rd_valid[0]                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 2.564      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.101                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.584      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.111                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.584      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.010                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.584      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[2]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.584      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_next.101                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.584      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.584      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.584      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.011                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.584      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.111                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.584      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|i_state.010                                                                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.060      ; 2.584      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[13]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.580      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[0]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.580      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[3]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.580      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[4]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.580      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[5]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.580      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[6]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.580      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[9]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.580      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[10]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.580      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[11]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.580      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[12]                                                                      ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.056      ; 2.580      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[8]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.581      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[7]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.581      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[2]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.581      ;
; 2.440 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|refresh_counter[1]                                                                       ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.057      ; 2.581      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.562      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.562      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.562      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[18]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.562      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.562      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[11]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.562      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[10]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.562      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[9]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.562      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.562      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.562      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[5]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.556      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[2]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.562      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[1]~_Duplicate_1                                                                   ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.037      ; 2.562      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.033      ; 2.558      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.560      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                               ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.560      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.560      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.560      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.560      ;
; 2.441 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                        ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.035      ; 2.560      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.008      ; 2.534      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.008      ; 2.534      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.008      ; 2.534      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.008      ; 2.534      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.002     ; 2.524      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.002     ; 2.524      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.002     ; 2.524      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.002     ; 2.524      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.002     ; 2.524      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.008      ; 2.534      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.009     ; 2.517      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.009     ; 2.517      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.009     ; 2.517      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.009     ; 2.517      ;
; 2.442 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; -0.009     ; 2.517      ;
; 2.526 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_18                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.626      ;
; 2.533 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_16                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.628      ;
; 2.533 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_22                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.031      ; 2.628      ;
; 2.540 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_3                                                                          ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.015      ; 2.619      ;
; 2.540 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_17                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.013      ; 2.617      ;
; 2.540 ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_19                                                                         ; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.021      ; 2.625      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.979 ; 5.195        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_controller:vgasync_instance|clkdiv                                                                                                                                                                                                                                        ;
; 5.000 ; 5.000        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                                                                                                                                                                                                              ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|burst_address[0]                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|burst_address[10]                                                                                                                                                                                                                     ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|burst_address[11]                                                                                                                                                                                                                     ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|burst_address[1]                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|burst_address[2]                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|burst_address[3]                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|burst_address[5]                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|burst_address[6]                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|burst_address[7]                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|burst_address[8]                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; burst_control:burst|sdram_master:master|burst_address[9]                                                                                                                                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|W_alu_result[28]                                                                                                                                                               ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                        ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                        ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                        ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                        ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                   ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]                                                                           ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[11]                                                                           ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                            ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]                                                                                      ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                                                                       ;
; 5.159 ; 5.375        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                                                                       ;
; 5.160 ; 5.390        ; 0.230          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[5]                                                                                                                             ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sprite_xy_s1_translator|av_readdata_pre[8]                                                                                                                             ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[0]                                                                                                                                                          ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[1]                                                                                                                                                          ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[2]                                                                                                                                                          ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[31]                                                                                                                                                         ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[3]                                                                                                                                                          ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[4]                                                                                                                                                          ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_shift_rot_result[5]                                                                                                                                                          ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[1]                                                                                                                                                                      ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[20]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[21]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[28]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[30]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src1[7]                                                                                                                                                                      ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[10]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[13]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[14]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[15]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[16]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[17]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[18]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[19]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[20]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[21]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[22]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[23]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[24]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[25]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[26]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[27]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[28]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[29]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[30]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[31]                                                                                                                                                                     ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[7]                                                                                                                                                                      ;
; 5.160 ; 5.376        ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|E_src2[8]                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'nios_system|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                                                                                                                               ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[24]            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[25]            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[26]            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[27]            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[24]            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[25]            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[26]            ;
; 9.779 ; 9.995        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[27]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[19]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[28]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[29]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[30]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[31]                                                                                      ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[19]~_Duplicate_1                                                                              ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[28]~_Duplicate_1                                                                              ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[29]~_Duplicate_1                                                                              ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[30]~_Duplicate_1                                                                              ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[31]~_Duplicate_1                                                                              ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[16]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[17]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[18]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[19]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[16]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[17]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[18]            ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[19]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[12]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[13]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[14]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[15]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[16]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[23]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[24]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[25]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[26]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[27]                                                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[12]~_Duplicate_1                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[13]~_Duplicate_1                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[14]~_Duplicate_1                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[15]~_Duplicate_1                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[16]~_Duplicate_1                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[23]~_Duplicate_1                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[24]~_Duplicate_1                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[25]~_Duplicate_1                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[26]~_Duplicate_1                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[27]~_Duplicate_1                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[12]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[13]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[14]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[15]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[28]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[29]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[30]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_0[31]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[12]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[13]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[14]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[15]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[28]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[29]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[30]            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module|entry_1[31]            ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[20]                                                                                      ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[21]                                                                                      ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[4]                                                                                       ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_addr[7]                                                                                       ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_cs_n                                                                                          ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[6]                                                                                       ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_rnw                                                                                           ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_count[0]                                                                                           ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_count[1]                                                                                           ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000001000                                                                                     ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.000010000                                                                                     ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_next.010000000                                                                                     ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000001                                                                                    ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000000100                                                                                    ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000100000                                                                                    ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.001000000                                                                                    ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.010000000                                                                                    ;
; 9.782 ; 9.937        ; 0.155          ; Low Pulse Width  ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|oe~_Duplicate_29                                                                                     ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[0]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[17]                                                                                      ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[1]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[20]                                                                                      ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[21]                                                                                      ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[22]                                                                                      ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[2]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[3]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[4]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[5]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|active_data[7]                                                                                       ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[17]~_Duplicate_1                                                                              ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[20]~_Duplicate_1                                                                              ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[21]~_Duplicate_1                                                                              ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[22]~_Duplicate_1                                                                              ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[6]~_Duplicate_1                                                                               ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_data[8]~_Duplicate_1                                                                               ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000001000                                                                                    ;
; 9.783 ; 9.999        ; 0.216          ; High Pulse Width ; nios_system|sdram_pll|sd1|pll7|clk[0] ; Rise       ; nios_system:nios_system|nios_system_sdram:sdram|m_state.000010000                                                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'VGA_CLK'                                 ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; VGA_CLK ; Rise       ; VGA_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a14~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a50~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.455 ; 49.685       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a56~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a12~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a18~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a2~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a48~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a52~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a58~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a62~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a66~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a68~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a74~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a76~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a82~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.456 ; 49.686       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a84~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a10~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a20~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a26~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a60~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a70~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a72~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a78~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.457 ; 49.687       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a8~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.458 ; 49.688       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a36~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a28~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a30~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a34~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a40~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a44~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a54~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.459 ; 49.689       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a80~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.460 ; 49.690       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a22~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.460 ; 49.690       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a32~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.460 ; 49.690       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a38~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.460 ; 49.690       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a42~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.460 ; 49.690       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a46~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.460 ; 49.690       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                                                                                                                        ;
; 49.460 ; 49.690       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i124:auto_generated|ram_block1a64~portb_address_reg0                                                                                                                                                                                                                       ;
; 49.474 ; 49.690       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tdo                                                                                                                                                                                                                                                                                                                       ;
; 49.474 ; 49.690       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                                     ;
; 49.475 ; 49.691       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:nios_system|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                                   ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.492 ; 49.676       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.502 ; 49.686       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                                                                                                                                                ;
; 49.502 ; 49.686       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                                                                                                                                                ;
; 49.502 ; 49.686       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                                                                                                                ;
; 49.502 ; 49.686       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                                                                                                                ;
; 49.502 ; 49.686       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                                                                                                                ;
; 49.502 ; 49.686       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                                                                                                                                                ;
; 49.502 ; 49.686       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                                                                                                                ;
; 49.502 ; 49.686       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                                                                                                                ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                                                                                                                ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                                                                                                                ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                                                                                                                                                ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                                                                                                                ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                                                                                                                ;
; 49.503 ; 49.687       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:nios_system|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_cpu:cpu|nios_system_nios2_qsys_0_cpu_nios2_oci:the_nios_system_nios2_qsys_0_cpu_nios2_oci|nios_system_nios2_qsys_0_cpu_debug_slave_wrapper:the_nios_system_nios2_qsys_0_cpu_debug_slave_wrapper|nios_system_nios2_qsys_0_cpu_debug_slave_tck:the_nios_system_nios2_qsys_0_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]                                                                                                                                                               ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                                                                                                                ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; 4.156 ; 5.056 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; 4.156 ; 5.056 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 1.483 ; 2.240 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 1.163 ; 1.863 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 1.174 ; 1.879 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 1.271 ; 1.967 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 1.119 ; 1.793 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 1.260 ; 1.989 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 1.325 ; 2.041 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 1.252 ; 1.945 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 1.368 ; 2.104 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 0.666 ; 1.244 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 1.464 ; 2.201 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 1.059 ; 1.738 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 1.224 ; 1.930 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 1.420 ; 2.166 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 1.483 ; 2.240 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 1.359 ; 2.080 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 1.217 ; 1.918 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.279 ; 2.242 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 4.708 ; 4.907 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.692 ; 1.071 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.688 ; 1.067 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.672 ; 1.051 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.695 ; 1.074 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.662 ; 1.041 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.691 ; 1.070 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.701 ; 1.080 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.671 ; 1.050 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.688 ; 1.067 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.698 ; 1.077 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.715 ; 1.094 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.716 ; 1.095 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.695 ; 1.074 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.742 ; 1.121 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.722 ; 1.101 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.718 ; 1.097 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.654 ; 1.033 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.672 ; 1.051 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.670 ; 1.049 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.684 ; 1.063 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.674 ; 1.053 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.702 ; 1.081 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.664 ; 1.043 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.657 ; 1.036 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.658 ; 1.037 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.630 ; 1.009 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.660 ; 1.039 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.641 ; 1.020 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.637 ; 1.016 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.671 ; 1.050 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.680 ; 1.059 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; -2.499 ; -3.482 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; -2.499 ; -3.482 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; -0.448 ; -1.018 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; -0.916 ; -1.598 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; -0.926 ; -1.612 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; -1.025 ; -1.711 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; -0.874 ; -1.530 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; -1.009 ; -1.718 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; -1.072 ; -1.769 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; -1.006 ; -1.688 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; -1.113 ; -1.829 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; -0.448 ; -1.018 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; -1.210 ; -1.934 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; -0.818 ; -1.479 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; -0.976 ; -1.664 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; -1.163 ; -1.889 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; -1.225 ; -1.962 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; -1.104 ; -1.807 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; -0.968 ; -1.651 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.225 ; -0.346 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.697 ; -1.824 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.309 ; -0.688 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.373 ; -0.752 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.368 ; -0.747 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.351 ; -0.730 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.375 ; -0.754 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.341 ; -0.720 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.371 ; -0.750 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.381 ; -0.760 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.350 ; -0.729 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.368 ; -0.747 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.378 ; -0.757 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.395 ; -0.774 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.397 ; -0.776 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.375 ; -0.754 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.422 ; -0.801 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.403 ; -0.782 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.398 ; -0.777 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.334 ; -0.713 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.352 ; -0.731 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.349 ; -0.728 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.364 ; -0.743 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.354 ; -0.733 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.383 ; -0.762 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.344 ; -0.723 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.337 ; -0.716 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.338 ; -0.717 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.309 ; -0.688 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.339 ; -0.718 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.339 ; -0.718 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.320 ; -0.699 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.316 ; -0.695 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.350 ; -0.729 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.359 ; -0.738 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 8.590  ; 9.054  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 7.653  ; 8.001  ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 7.635  ; 7.958  ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 7.698  ; 8.095  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 7.089  ; 7.426  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 6.758  ; 7.051  ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 8.590  ; 9.054  ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 6.953  ; 6.710  ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 9.725  ; 9.696  ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 7.977  ; 8.195  ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 7.576  ; 7.750  ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 8.741  ; 8.976  ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 7.986  ; 8.199  ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 8.726  ; 9.288  ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 9.355  ; 9.696  ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 9.725  ; 9.470  ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 9.018  ; 9.466  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 9.018  ; 9.466  ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 7.832  ; 8.148  ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 7.473  ; 7.691  ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 8.457  ; 8.860  ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 8.263  ; 8.729  ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 7.870  ; 8.157  ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 8.201  ; 7.920  ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 8.855  ; 9.228  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 7.898  ; 8.143  ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 7.653  ; 7.855  ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 8.774  ; 9.228  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 8.075  ; 8.304  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 8.855  ; 9.044  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 7.958  ; 8.019  ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 8.377  ; 8.136  ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 8.994  ; 9.439  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 7.340  ; 7.546  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 7.609  ; 7.748  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 7.876  ; 8.128  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 7.280  ; 7.473  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 7.452  ; 7.672  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 8.994  ; 9.439  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 7.638  ; 7.408  ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 9.497  ; 9.949  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 7.229  ; 7.517  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 9.497  ; 9.949  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 8.154  ; 8.492  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 8.217  ; 8.607  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 6.907  ; 7.125  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 7.867  ; 8.162  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 8.253  ; 7.983  ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 8.033  ; 8.347  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 7.291  ; 7.558  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 7.153  ; 7.375  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 7.012  ; 7.266  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 7.097  ; 7.360  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 8.033  ; 8.347  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 7.809  ; 8.031  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 7.933  ; 7.689  ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 7.830  ; 8.039  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 7.830  ; 8.039  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 7.516  ; 7.718  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 7.096  ; 7.360  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 6.885  ; 7.040  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 7.297  ; 7.441  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 7.373  ; 7.521  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 7.004  ; 6.858  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 34.024 ; 34.464 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 31.258 ; 31.628 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 31.299 ; 31.571 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 31.393 ; 31.666 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 31.378 ; 31.703 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 32.714 ; 33.151 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 31.010 ; 31.275 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 31.239 ; 31.483 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 31.420 ; 31.634 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 32.863 ; 33.216 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 34.024 ; 34.464 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 32.879 ; 33.237 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 32.696 ; 32.972 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 32.293 ; 32.553 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 32.773 ; 33.063 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 32.739 ; 33.029 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 33.245 ; 33.533 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 32.521 ; 32.780 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 32.383 ; 32.584 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 7.205  ; 7.700  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 7.205  ; 7.700  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 6.473  ; 6.860  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 6.056  ; 5.722  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 6.053  ; 6.486  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 5.227  ; 5.481  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 5.464  ; 5.764  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 5.342  ; 5.655  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 5.640  ; 6.034  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 5.824  ; 6.254  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 4.967  ; 5.239  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 4.749  ; 4.998  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 5.054  ; 5.343  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 6.053  ; 6.486  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 5.493  ; 5.819  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 4.611  ; 4.842  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 5.465  ; 5.797  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 4.020  ; 4.144  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.788  ; 3.873  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 5.611  ; 5.940  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 3.969  ; 4.088  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 5.007  ; 4.767  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 4.074  ; 3.992  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 3.993  ; 4.036  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 8.569  ; 8.831  ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.827  ; 1.846  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.793  ; 1.812  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.736  ; 1.755  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.674  ; 1.673  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.827  ; 1.846  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.746  ; 1.765  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.761  ; 1.780  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.711  ; 1.710  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.737  ; 1.736  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.765  ; 1.784  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.760  ; 1.779  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.753  ; 1.752  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.785  ; 1.804  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.771  ; 1.790  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.792  ; 1.811  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.684  ; 1.683  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.792  ; 1.811  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.753  ; 1.772  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.812  ; 1.831  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.848  ; 1.867  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.770  ; 1.789  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.815  ; 1.834  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.832  ; 1.851  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.828  ; 1.847  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.822  ; 1.841  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.832  ; 1.851  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.842  ; 1.861  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.833  ; 1.852  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.795  ; 1.814  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.805  ; 1.824  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.848  ; 1.867  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.766  ; 1.785  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.828  ; 1.847  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.841  ; 1.860  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.746  ; 1.745  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.825  ; 1.844  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.789  ; 1.808  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.771  ; 1.790  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.814  ; 1.833  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.799  ; 1.818  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.789  ; 1.808  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.760  ; 1.779  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.799  ; 1.818  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.766  ; 1.785  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.765  ; 1.784  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.794  ; 1.813  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.824  ; 1.843  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.824  ; 1.843  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.803  ; 1.822  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.807  ; 1.826  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.833  ; 1.852  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.844  ; 1.863  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.778  ; 1.797  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.748  ; 1.767  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.581 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.576 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 5.891  ; 5.846  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 6.749  ; 7.068  ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 6.775  ; 7.087  ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 6.820  ; 7.178  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 6.208  ; 6.516  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 5.891  ; 6.155  ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 7.685  ; 8.120  ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 6.100  ; 5.846  ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 5.261  ; 5.436  ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 5.535  ; 5.733  ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 5.261  ; 5.436  ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 6.376  ; 6.608  ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 5.650  ; 5.859  ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 6.587  ; 6.905  ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 6.997  ; 7.331  ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 7.358  ; 7.108  ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 5.069  ; 5.387  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 6.562  ; 6.965  ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 5.415  ; 5.704  ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 5.069  ; 5.387  ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 6.038  ; 6.384  ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 6.017  ; 6.257  ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 5.460  ; 5.729  ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 5.750  ; 5.493  ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 5.425  ; 5.616  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 5.662  ; 5.895  ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 5.425  ; 5.616  ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 6.692  ; 7.036  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 5.826  ; 6.042  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 6.657  ; 6.917  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 5.716  ; 5.933  ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 6.115  ; 5.886  ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 5.342  ; 5.466  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 5.389  ; 5.600  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 5.647  ; 5.888  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 6.012  ; 6.164  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 5.342  ; 5.518  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 5.503  ; 5.816  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 7.014  ; 7.500  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 5.674  ; 5.466  ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 5.383  ; 5.575  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 5.686  ; 5.954  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 7.914  ; 8.399  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 6.569  ; 6.891  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 6.639  ; 6.994  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 5.383  ; 5.575  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 6.298  ; 6.599  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 6.687  ; 6.413  ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 5.556  ; 5.782  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 5.820  ; 6.071  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 5.693  ; 5.927  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 5.556  ; 5.782  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 5.636  ; 5.876  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 6.533  ; 6.835  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 6.357  ; 6.586  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 6.456  ; 6.206  ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 5.336  ; 5.338  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 6.239  ; 6.467  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 5.939  ; 6.190  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 5.631  ; 5.786  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 5.336  ; 5.476  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 5.721  ; 5.925  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 5.803  ; 6.000  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 5.471  ; 5.338  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 5.127  ; 5.211  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 5.876  ; 6.251  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 5.686  ; 5.888  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 5.405  ; 5.673  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 5.527  ; 5.674  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 6.620  ; 7.093  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 5.322  ; 5.455  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 5.177  ; 5.388  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 5.127  ; 5.211  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 5.925  ; 6.229  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 6.838  ; 7.298  ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 6.229  ; 6.477  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 6.125  ; 6.216  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 5.385  ; 5.524  ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 6.149  ; 6.513  ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 5.638  ; 5.954  ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 6.276  ; 6.605  ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 5.856  ; 6.198  ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 5.580  ; 5.843  ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 6.242  ; 6.614  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 6.981  ; 7.459  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 6.242  ; 6.614  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 5.843  ; 5.522  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.670  ; 3.752  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 5.048  ; 5.293  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 5.275  ; 5.564  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 5.160  ; 5.461  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 5.444  ; 5.823  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 5.621  ; 6.035  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 4.799  ; 5.061  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 4.589  ; 4.829  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 4.880  ; 5.158  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 5.841  ; 6.258  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 5.304  ; 5.618  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 4.458  ; 4.681  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 5.278  ; 5.598  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.891  ; 4.011  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.670  ; 3.752  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 5.417  ; 5.734  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 3.842  ; 3.957  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 4.837  ; 4.606  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 3.940  ; 3.861  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 3.861  ; 3.902  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.300  ; 7.572  ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.421  ; 1.421  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.537  ; 1.557  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482  ; 1.502  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.421  ; 1.421  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.571  ; 1.591  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492  ; 1.512  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457  ; 1.457  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482  ; 1.482  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.497  ; 1.497  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.530  ; 1.550  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.431  ; 1.431  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.431  ; 1.431  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.537  ; 1.557  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499  ; 1.519  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.557  ; 1.577  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.492  ; 1.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.560  ; 1.580  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.576  ; 1.596  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.573  ; 1.593  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.566  ; 1.586  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.577  ; 1.597  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.587  ; 1.607  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.577  ; 1.597  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.540  ; 1.560  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.550  ; 1.570  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.593  ; 1.613  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.512  ; 1.532  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.573  ; 1.593  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.586  ; 1.606  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.492  ; 1.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.570  ; 1.590  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.534  ; 1.554  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.558  ; 1.578  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.544  ; 1.564  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.534  ; 1.554  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.544  ; 1.564  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.510  ; 1.530  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.538  ; 1.558  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.568  ; 1.588  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.568  ; 1.588  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.547  ; 1.567  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.551  ; 1.571  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.577  ; 1.597  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.588  ; 1.608  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.523  ; 1.543  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495  ; 1.515  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.820 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.815 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 4.984 ;    ;    ; 5.785 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 4.811 ;    ;    ; 5.597 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                             ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 5.119 ; 5.118 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 5.955 ; 5.954 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 5.920 ; 5.919 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 5.955 ; 5.954 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 5.920 ; 5.919 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 5.733 ; 5.732 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 5.733 ; 5.732 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 6.101 ; 6.100 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 5.319 ; 5.306 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 5.407 ; 5.406 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 5.407 ; 5.406 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 5.753 ; 5.752 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 5.753 ; 5.752 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 5.381 ; 5.380 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 5.567 ; 5.566 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 5.119 ; 5.118 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 5.381 ; 5.380 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 1.658 ; 1.645 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 1.713 ; 1.712 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 1.738 ; 1.737 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 1.755 ; 1.754 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 1.755 ; 1.754 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 1.745 ; 1.744 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 1.745 ; 1.744 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 1.756 ; 1.755 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 1.699 ; 1.698 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 1.741 ; 1.740 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 1.724 ; 1.723 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 1.658 ; 1.645 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 1.742 ; 1.741 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 1.724 ; 1.723 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 1.747 ; 1.746 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 1.732 ; 1.731 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 1.732 ; 1.731 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 1.703 ; 1.702 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 1.742 ; 1.741 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 1.729 ; 1.728 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 1.728 ; 1.727 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 1.756 ; 1.755 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 1.760 ; 1.759 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 1.756 ; 1.755 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 1.757 ; 1.756 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                     ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-------+-------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 4.951 ; 4.950 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 5.753 ; 5.752 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 5.720 ; 5.719 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 5.753 ; 5.752 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 5.720 ; 5.719 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 5.540 ; 5.539 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 5.540 ; 5.539 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 5.894 ; 5.893 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 5.141 ; 5.128 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 5.228 ; 5.227 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 5.228 ; 5.227 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 5.560 ; 5.559 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 5.560 ; 5.559 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 5.203 ; 5.202 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 5.380 ; 5.379 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 4.951 ; 4.950 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 5.203 ; 5.202 ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 1.405 ; 1.392 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 1.460 ; 1.459 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 1.484 ; 1.483 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 1.500 ; 1.499 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 1.500 ; 1.499 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 1.491 ; 1.490 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 1.491 ; 1.490 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 1.501 ; 1.500 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 1.446 ; 1.445 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 1.487 ; 1.486 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 1.470 ; 1.469 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 1.405 ; 1.392 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 1.488 ; 1.487 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 1.470 ; 1.469 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 1.492 ; 1.491 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 1.478 ; 1.477 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 1.478 ; 1.477 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 1.450 ; 1.449 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 1.488 ; 1.487 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 1.475 ; 1.474 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 1.474 ; 1.473 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 1.501 ; 1.500 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 1.505 ; 1.504 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 1.501 ; 1.500 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 1.502 ; 1.501 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                    ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 5.411     ; 5.412     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 6.370     ; 6.371     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 6.327     ; 6.328     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 6.370     ; 6.371     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 6.327     ; 6.328     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 6.114     ; 6.115     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 6.114     ; 6.115     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 6.528     ; 6.529     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 5.627     ; 5.640     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 5.732     ; 5.733     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 5.732     ; 5.733     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 6.137     ; 6.138     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 6.137     ; 6.138     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 5.705     ; 5.706     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 5.923     ; 5.924     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 5.411     ; 5.412     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 5.705     ; 5.706     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 1.677     ; 1.690     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 1.744     ; 1.745     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 1.769     ; 1.770     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 1.786     ; 1.787     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 1.786     ; 1.787     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 1.776     ; 1.777     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 1.776     ; 1.777     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 1.787     ; 1.788     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 1.730     ; 1.731     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 1.772     ; 1.773     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 1.755     ; 1.756     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 1.677     ; 1.690     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 1.773     ; 1.774     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 1.755     ; 1.756     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 1.778     ; 1.779     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 1.763     ; 1.764     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 1.763     ; 1.764     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 1.734     ; 1.735     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 1.773     ; 1.774     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 1.760     ; 1.761     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 1.759     ; 1.760     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 1.787     ; 1.788     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 1.791     ; 1.792     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 1.787     ; 1.788     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 1.788     ; 1.789     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                            ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                       ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+
; OTG_DATA[*]   ; CLOCK_50   ; 5.231     ; 5.232     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]  ; CLOCK_50   ; 6.151     ; 6.152     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]  ; CLOCK_50   ; 6.111     ; 6.112     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]  ; CLOCK_50   ; 6.151     ; 6.152     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]  ; CLOCK_50   ; 6.111     ; 6.112     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]  ; CLOCK_50   ; 5.906     ; 5.907     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]  ; CLOCK_50   ; 5.906     ; 5.907     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]  ; CLOCK_50   ; 6.303     ; 6.304     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]  ; CLOCK_50   ; 5.436     ; 5.449     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]  ; CLOCK_50   ; 5.539     ; 5.540     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]  ; CLOCK_50   ; 5.539     ; 5.540     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10] ; CLOCK_50   ; 5.928     ; 5.929     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11] ; CLOCK_50   ; 5.928     ; 5.929     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12] ; CLOCK_50   ; 5.513     ; 5.514     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13] ; CLOCK_50   ; 5.722     ; 5.723     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14] ; CLOCK_50   ; 5.231     ; 5.232     ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15] ; CLOCK_50   ; 5.513     ; 5.514     ; Rise       ; CLOCK_50                              ;
; DRAM_DQ[*]    ; CLOCK_50   ; 1.423     ; 1.436     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]   ; CLOCK_50   ; 1.490     ; 1.491     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]   ; CLOCK_50   ; 1.514     ; 1.515     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]   ; CLOCK_50   ; 1.530     ; 1.531     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]   ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]   ; CLOCK_50   ; 1.530     ; 1.531     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]   ; CLOCK_50   ; 1.521     ; 1.522     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]   ; CLOCK_50   ; 1.521     ; 1.522     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]   ; CLOCK_50   ; 1.531     ; 1.532     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]   ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]   ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]  ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]  ; CLOCK_50   ; 1.476     ; 1.477     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]  ; CLOCK_50   ; 1.517     ; 1.518     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]  ; CLOCK_50   ; 1.500     ; 1.501     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]  ; CLOCK_50   ; 1.423     ; 1.436     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]  ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]  ; CLOCK_50   ; 1.518     ; 1.519     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]  ; CLOCK_50   ; 1.500     ; 1.501     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]  ; CLOCK_50   ; 1.522     ; 1.523     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]  ; CLOCK_50   ; 1.508     ; 1.509     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]  ; CLOCK_50   ; 1.508     ; 1.509     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]  ; CLOCK_50   ; 1.480     ; 1.481     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]  ; CLOCK_50   ; 1.518     ; 1.519     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]  ; CLOCK_50   ; 1.505     ; 1.506     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]  ; CLOCK_50   ; 1.504     ; 1.505     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]  ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]  ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]  ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]  ; CLOCK_50   ; 1.531     ; 1.532     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]  ; CLOCK_50   ; 1.535     ; 1.536     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]  ; CLOCK_50   ; 1.531     ; 1.532     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]  ; CLOCK_50   ; 1.532     ; 1.533     ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.278 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                  ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                       ; -41.823   ; 0.088 ; 13.711   ; 0.494   ; 4.748               ;
;  CLOCK_50                              ; -41.823   ; 0.088 ; 13.711   ; 0.718   ; 4.748               ;
;  VGA_CLK                               ; N/A       ; N/A   ; N/A      ; N/A     ; 35.790              ;
;  altera_reserved_tck                   ; 43.265    ; 0.181 ; 46.807   ; 0.494   ; 49.455              ;
;  nios_system|sdram_pll|sd1|pll7|clk[0] ; -41.584   ; 0.175 ; 14.047   ; 2.237   ; 9.689               ;
; Design-wide TNS                        ; -5528.038 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                              ; -3543.829 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  VGA_CLK                               ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                   ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  nios_system|sdram_pll|sd1|pll7|clk[0] ; -1984.209 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; 8.280  ; 8.976  ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; 8.280  ; 8.976  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.032  ; 3.518  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 2.437  ; 2.875  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 2.452  ; 2.895  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 2.655  ; 3.110  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 2.348  ; 2.745  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 2.621  ; 3.093  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 2.738  ; 3.175  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 2.616  ; 3.069  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 2.820  ; 3.300  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 1.465  ; 1.808  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 3.032  ; 3.518  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 2.202  ; 2.627  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 2.524  ; 2.966  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 2.909  ; 3.389  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 2.957  ; 3.456  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 2.825  ; 3.259  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 2.511  ; 2.968  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; 4.788  ; 4.712  ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; 10.574 ; 10.948 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.384  ; 1.488  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.336  ; 1.440  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.332  ; 1.436  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.311  ; 1.415  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.336  ; 1.440  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.301  ; 1.405  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.334  ; 1.438  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.344  ; 1.448  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.315  ; 1.419  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.329  ; 1.433  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.339  ; 1.443  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.357  ; 1.461  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.358  ; 1.462  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.337  ; 1.441  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.384  ; 1.488  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.366  ; 1.470  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.359  ; 1.463  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.297  ; 1.401  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.318  ; 1.422  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.312  ; 1.416  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.331  ; 1.435  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.321  ; 1.425  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.349  ; 1.453  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.307  ; 1.411  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.304  ; 1.408  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.299  ; 1.403  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.274  ; 1.378  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.304  ; 1.408  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.304  ; 1.408  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.285  ; 1.389  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.276  ; 1.380  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.315  ; 1.419  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.319  ; 1.423  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; KEY[*]              ; CLOCK_50            ; -2.499 ; -3.482 ; Rise       ; CLOCK_50                              ;
;  KEY[0]             ; CLOCK_50            ; -2.499 ; -3.482 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; -0.448 ; -1.018 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; -0.916 ; -1.598 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; -0.926 ; -1.612 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; -1.025 ; -1.711 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; -0.874 ; -1.530 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; -1.009 ; -1.718 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; -1.072 ; -1.769 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; -1.006 ; -1.688 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; -1.113 ; -1.829 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; -0.448 ; -1.018 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; -1.210 ; -1.934 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; -0.818 ; -1.479 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; -0.976 ; -1.664 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; -1.163 ; -1.889 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; -1.225 ; -1.962 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; -1.104 ; -1.807 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; -0.968 ; -1.651 ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdi ; altera_reserved_tck ; -0.225 ; -0.346 ; Rise       ; altera_reserved_tck                   ;
; altera_reserved_tms ; altera_reserved_tck ; -1.697 ; -1.824 ; Rise       ; altera_reserved_tck                   ;
; DRAM_DQ[*]          ; CLOCK_50            ; -0.309 ; -0.611 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.373 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.368 ; -0.671 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.351 ; -0.650 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.375 ; -0.674 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.341 ; -0.640 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.371 ; -0.674 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.381 ; -0.684 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.350 ; -0.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.368 ; -0.669 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.378 ; -0.679 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.395 ; -0.697 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.397 ; -0.700 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.375 ; -0.677 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.422 ; -0.724 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.403 ; -0.707 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.398 ; -0.699 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.334 ; -0.636 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.352 ; -0.658 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.349 ; -0.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.364 ; -0.670 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.354 ; -0.660 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.383 ; -0.690 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.344 ; -0.646 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.337 ; -0.644 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.338 ; -0.639 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.309 ; -0.611 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.339 ; -0.641 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.339 ; -0.641 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.320 ; -0.622 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.316 ; -0.614 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.350 ; -0.652 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.359 ; -0.659 ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                            ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 16.165 ; 16.273 ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 14.820 ; 14.614 ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 14.246 ; 14.419 ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 14.992 ; 14.826 ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 13.630 ; 13.671 ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 12.949 ; 12.983 ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 16.165 ; 16.273 ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 12.991 ; 12.907 ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 17.641 ; 17.798 ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 15.123 ; 15.179 ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 14.291 ; 14.359 ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 16.857 ; 16.567 ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 15.164 ; 15.140 ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 17.157 ; 17.063 ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 17.437 ; 17.602 ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 17.641 ; 17.798 ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 17.318 ; 17.271 ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 17.318 ; 17.271 ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 14.789 ; 14.944 ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 14.009 ; 14.205 ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 16.174 ; 16.097 ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 15.942 ; 15.881 ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 14.896 ; 14.945 ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 15.016 ; 15.040 ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 16.830 ; 16.944 ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 14.935 ; 14.970 ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 14.497 ; 14.566 ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 16.552 ; 16.648 ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 15.356 ; 15.333 ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 16.830 ; 16.944 ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 14.988 ; 15.097 ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 15.448 ; 15.452 ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 17.298 ; 17.222 ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 13.878 ; 13.968 ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 14.365 ; 14.545 ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 14.972 ; 14.992 ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 13.782 ; 13.758 ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 14.067 ; 14.161 ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 17.298 ; 17.222 ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 14.075 ; 14.096 ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 17.858 ; 17.913 ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 13.679 ; 13.831 ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 17.858 ; 17.913 ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 15.696 ; 15.582 ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 15.648 ; 15.658 ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 13.064 ; 13.123 ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 14.940 ; 14.987 ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 15.107 ; 15.208 ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 15.476 ; 15.390 ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 13.978 ; 14.000 ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 13.619 ; 13.655 ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 13.403 ; 13.415 ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 13.502 ; 13.605 ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 15.476 ; 15.390 ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 14.446 ; 14.553 ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 14.735 ; 14.852 ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 14.979 ; 14.823 ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 14.979 ; 14.823 ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 14.302 ; 14.200 ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 13.661 ; 13.518 ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 12.990 ; 12.991 ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 13.722 ; 13.817 ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 13.897 ; 13.909 ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 12.969 ; 13.017 ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 68.524 ; 68.628 ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 63.518 ; 63.444 ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 63.707 ; 63.579 ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 63.834 ; 63.771 ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 63.787 ; 63.804 ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 66.440 ; 66.340 ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 63.085 ; 63.039 ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 63.504 ; 63.418 ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 63.765 ; 63.787 ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 67.001 ; 66.895 ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 68.524 ; 68.628 ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 66.961 ; 66.913 ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 66.701 ; 66.520 ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 65.921 ; 65.803 ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 66.767 ; 66.651 ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 66.902 ; 66.756 ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 67.308 ; 67.316 ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 66.429 ; 66.376 ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 66.126 ; 65.980 ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 13.520 ; 13.661 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 13.520 ; 13.661 ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 12.586 ; 12.410 ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 10.882 ; 10.880 ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 11.545 ; 11.675 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 10.068 ; 9.966  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 10.569 ; 10.495 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 10.245 ; 10.269 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 10.800 ; 10.951 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 11.197 ; 11.348 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 9.417  ; 9.470  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 8.998  ; 9.083  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 9.625  ; 9.733  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 11.545 ; 11.675 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 10.537 ; 10.499 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 8.708  ; 8.790  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 10.409 ; 10.458 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 7.653  ; 7.612  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 7.118  ; 7.101  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 10.754 ; 10.706 ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 7.500  ; 7.496  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 9.039  ; 8.911  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 7.439  ; 7.480  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 7.446  ; 7.411  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 15.999 ; 16.711 ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.373  ; 3.346  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.284  ; 3.257  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.183  ; 3.153  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.373  ; 3.346  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.294  ; 3.267  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.220  ; 3.190  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.244  ; 3.214  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.285  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.279  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.266  ; 3.236  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.334  ; 3.307  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.319  ; 3.292  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.193  ; 3.163  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.338  ; 3.311  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.300  ; 3.273  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.358  ; 3.331  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.396  ; 3.369  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.289  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.382  ; 3.355  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.377  ; 3.350  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.372  ; 3.345  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.379  ; 3.352  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.378  ; 3.351  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.344  ; 3.317  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.354  ; 3.327  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.396  ; 3.369  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.376  ; 3.349  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.389  ; 3.362  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.254  ; 3.224  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.374  ; 3.347  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.336  ; 3.309  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.361  ; 3.334  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.341  ; 3.314  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.331  ; 3.304  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.302  ; 3.275  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.346  ; 3.319  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.309  ; 3.282  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.314  ; 3.287  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.340  ; 3.313  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.370  ; 3.343  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.348  ; 3.321  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.358  ; 3.331  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.378  ; 3.351  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.395  ; 3.368  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.327  ; 3.300  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.295  ; 3.268  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.172 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.172 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                       ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+
; HEX0[*]             ; CLOCK_50            ; 5.891  ; 5.846  ; Rise       ; CLOCK_50                              ;
;  HEX0[0]            ; CLOCK_50            ; 6.749  ; 7.068  ; Rise       ; CLOCK_50                              ;
;  HEX0[1]            ; CLOCK_50            ; 6.775  ; 7.087  ; Rise       ; CLOCK_50                              ;
;  HEX0[2]            ; CLOCK_50            ; 6.820  ; 7.178  ; Rise       ; CLOCK_50                              ;
;  HEX0[3]            ; CLOCK_50            ; 6.208  ; 6.516  ; Rise       ; CLOCK_50                              ;
;  HEX0[4]            ; CLOCK_50            ; 5.891  ; 6.155  ; Rise       ; CLOCK_50                              ;
;  HEX0[5]            ; CLOCK_50            ; 7.685  ; 8.120  ; Rise       ; CLOCK_50                              ;
;  HEX0[6]            ; CLOCK_50            ; 6.100  ; 5.846  ; Rise       ; CLOCK_50                              ;
; HEX1[*]             ; CLOCK_50            ; 5.261  ; 5.436  ; Rise       ; CLOCK_50                              ;
;  HEX1[0]            ; CLOCK_50            ; 5.535  ; 5.733  ; Rise       ; CLOCK_50                              ;
;  HEX1[1]            ; CLOCK_50            ; 5.261  ; 5.436  ; Rise       ; CLOCK_50                              ;
;  HEX1[2]            ; CLOCK_50            ; 6.376  ; 6.608  ; Rise       ; CLOCK_50                              ;
;  HEX1[3]            ; CLOCK_50            ; 5.650  ; 5.859  ; Rise       ; CLOCK_50                              ;
;  HEX1[4]            ; CLOCK_50            ; 6.587  ; 6.905  ; Rise       ; CLOCK_50                              ;
;  HEX1[5]            ; CLOCK_50            ; 6.997  ; 7.331  ; Rise       ; CLOCK_50                              ;
;  HEX1[6]            ; CLOCK_50            ; 7.358  ; 7.108  ; Rise       ; CLOCK_50                              ;
; HEX2[*]             ; CLOCK_50            ; 5.069  ; 5.387  ; Rise       ; CLOCK_50                              ;
;  HEX2[0]            ; CLOCK_50            ; 6.562  ; 6.965  ; Rise       ; CLOCK_50                              ;
;  HEX2[1]            ; CLOCK_50            ; 5.415  ; 5.704  ; Rise       ; CLOCK_50                              ;
;  HEX2[2]            ; CLOCK_50            ; 5.069  ; 5.387  ; Rise       ; CLOCK_50                              ;
;  HEX2[3]            ; CLOCK_50            ; 6.038  ; 6.384  ; Rise       ; CLOCK_50                              ;
;  HEX2[4]            ; CLOCK_50            ; 6.017  ; 6.257  ; Rise       ; CLOCK_50                              ;
;  HEX2[5]            ; CLOCK_50            ; 5.460  ; 5.729  ; Rise       ; CLOCK_50                              ;
;  HEX2[6]            ; CLOCK_50            ; 5.750  ; 5.493  ; Rise       ; CLOCK_50                              ;
; HEX3[*]             ; CLOCK_50            ; 5.425  ; 5.616  ; Rise       ; CLOCK_50                              ;
;  HEX3[0]            ; CLOCK_50            ; 5.662  ; 5.895  ; Rise       ; CLOCK_50                              ;
;  HEX3[1]            ; CLOCK_50            ; 5.425  ; 5.616  ; Rise       ; CLOCK_50                              ;
;  HEX3[2]            ; CLOCK_50            ; 6.692  ; 7.036  ; Rise       ; CLOCK_50                              ;
;  HEX3[3]            ; CLOCK_50            ; 5.826  ; 6.042  ; Rise       ; CLOCK_50                              ;
;  HEX3[4]            ; CLOCK_50            ; 6.657  ; 6.917  ; Rise       ; CLOCK_50                              ;
;  HEX3[5]            ; CLOCK_50            ; 5.716  ; 5.933  ; Rise       ; CLOCK_50                              ;
;  HEX3[6]            ; CLOCK_50            ; 6.115  ; 5.886  ; Rise       ; CLOCK_50                              ;
; HEX4[*]             ; CLOCK_50            ; 5.342  ; 5.466  ; Rise       ; CLOCK_50                              ;
;  HEX4[0]            ; CLOCK_50            ; 5.389  ; 5.600  ; Rise       ; CLOCK_50                              ;
;  HEX4[1]            ; CLOCK_50            ; 5.647  ; 5.888  ; Rise       ; CLOCK_50                              ;
;  HEX4[2]            ; CLOCK_50            ; 6.012  ; 6.164  ; Rise       ; CLOCK_50                              ;
;  HEX4[3]            ; CLOCK_50            ; 5.342  ; 5.518  ; Rise       ; CLOCK_50                              ;
;  HEX4[4]            ; CLOCK_50            ; 5.503  ; 5.816  ; Rise       ; CLOCK_50                              ;
;  HEX4[5]            ; CLOCK_50            ; 7.014  ; 7.500  ; Rise       ; CLOCK_50                              ;
;  HEX4[6]            ; CLOCK_50            ; 5.674  ; 5.466  ; Rise       ; CLOCK_50                              ;
; HEX5[*]             ; CLOCK_50            ; 5.383  ; 5.575  ; Rise       ; CLOCK_50                              ;
;  HEX5[0]            ; CLOCK_50            ; 5.686  ; 5.954  ; Rise       ; CLOCK_50                              ;
;  HEX5[1]            ; CLOCK_50            ; 7.914  ; 8.399  ; Rise       ; CLOCK_50                              ;
;  HEX5[2]            ; CLOCK_50            ; 6.569  ; 6.891  ; Rise       ; CLOCK_50                              ;
;  HEX5[3]            ; CLOCK_50            ; 6.639  ; 6.994  ; Rise       ; CLOCK_50                              ;
;  HEX5[4]            ; CLOCK_50            ; 5.383  ; 5.575  ; Rise       ; CLOCK_50                              ;
;  HEX5[5]            ; CLOCK_50            ; 6.298  ; 6.599  ; Rise       ; CLOCK_50                              ;
;  HEX5[6]            ; CLOCK_50            ; 6.687  ; 6.413  ; Rise       ; CLOCK_50                              ;
; HEX6[*]             ; CLOCK_50            ; 5.556  ; 5.782  ; Rise       ; CLOCK_50                              ;
;  HEX6[0]            ; CLOCK_50            ; 5.820  ; 6.071  ; Rise       ; CLOCK_50                              ;
;  HEX6[1]            ; CLOCK_50            ; 5.693  ; 5.927  ; Rise       ; CLOCK_50                              ;
;  HEX6[2]            ; CLOCK_50            ; 5.556  ; 5.782  ; Rise       ; CLOCK_50                              ;
;  HEX6[3]            ; CLOCK_50            ; 5.636  ; 5.876  ; Rise       ; CLOCK_50                              ;
;  HEX6[4]            ; CLOCK_50            ; 6.533  ; 6.835  ; Rise       ; CLOCK_50                              ;
;  HEX6[5]            ; CLOCK_50            ; 6.357  ; 6.586  ; Rise       ; CLOCK_50                              ;
;  HEX6[6]            ; CLOCK_50            ; 6.456  ; 6.206  ; Rise       ; CLOCK_50                              ;
; HEX7[*]             ; CLOCK_50            ; 5.336  ; 5.338  ; Rise       ; CLOCK_50                              ;
;  HEX7[0]            ; CLOCK_50            ; 6.239  ; 6.467  ; Rise       ; CLOCK_50                              ;
;  HEX7[1]            ; CLOCK_50            ; 5.939  ; 6.190  ; Rise       ; CLOCK_50                              ;
;  HEX7[2]            ; CLOCK_50            ; 5.631  ; 5.786  ; Rise       ; CLOCK_50                              ;
;  HEX7[3]            ; CLOCK_50            ; 5.336  ; 5.476  ; Rise       ; CLOCK_50                              ;
;  HEX7[4]            ; CLOCK_50            ; 5.721  ; 5.925  ; Rise       ; CLOCK_50                              ;
;  HEX7[5]            ; CLOCK_50            ; 5.803  ; 6.000  ; Rise       ; CLOCK_50                              ;
;  HEX7[6]            ; CLOCK_50            ; 5.471  ; 5.338  ; Rise       ; CLOCK_50                              ;
; LEDR[*]             ; CLOCK_50            ; 5.127  ; 5.211  ; Rise       ; CLOCK_50                              ;
;  LEDR[0]            ; CLOCK_50            ; 5.876  ; 6.251  ; Rise       ; CLOCK_50                              ;
;  LEDR[1]            ; CLOCK_50            ; 5.686  ; 5.888  ; Rise       ; CLOCK_50                              ;
;  LEDR[2]            ; CLOCK_50            ; 5.405  ; 5.673  ; Rise       ; CLOCK_50                              ;
;  LEDR[3]            ; CLOCK_50            ; 5.527  ; 5.674  ; Rise       ; CLOCK_50                              ;
;  LEDR[4]            ; CLOCK_50            ; 6.620  ; 7.093  ; Rise       ; CLOCK_50                              ;
;  LEDR[5]            ; CLOCK_50            ; 5.322  ; 5.455  ; Rise       ; CLOCK_50                              ;
;  LEDR[6]            ; CLOCK_50            ; 5.177  ; 5.388  ; Rise       ; CLOCK_50                              ;
;  LEDR[7]            ; CLOCK_50            ; 5.127  ; 5.211  ; Rise       ; CLOCK_50                              ;
;  LEDR[8]            ; CLOCK_50            ; 5.925  ; 6.229  ; Rise       ; CLOCK_50                              ;
;  LEDR[9]            ; CLOCK_50            ; 6.838  ; 7.298  ; Rise       ; CLOCK_50                              ;
;  LEDR[10]           ; CLOCK_50            ; 6.229  ; 6.477  ; Rise       ; CLOCK_50                              ;
;  LEDR[11]           ; CLOCK_50            ; 6.125  ; 6.216  ; Rise       ; CLOCK_50                              ;
;  LEDR[12]           ; CLOCK_50            ; 5.385  ; 5.524  ; Rise       ; CLOCK_50                              ;
;  LEDR[13]           ; CLOCK_50            ; 6.149  ; 6.513  ; Rise       ; CLOCK_50                              ;
;  LEDR[14]           ; CLOCK_50            ; 5.638  ; 5.954  ; Rise       ; CLOCK_50                              ;
;  LEDR[15]           ; CLOCK_50            ; 6.276  ; 6.605  ; Rise       ; CLOCK_50                              ;
;  LEDR[16]           ; CLOCK_50            ; 5.856  ; 6.198  ; Rise       ; CLOCK_50                              ;
;  LEDR[17]           ; CLOCK_50            ; 5.580  ; 5.843  ; Rise       ; CLOCK_50                              ;
; OTG_ADDR[*]         ; CLOCK_50            ; 6.242  ; 6.614  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[0]        ; CLOCK_50            ; 6.981  ; 7.459  ; Rise       ; CLOCK_50                              ;
;  OTG_ADDR[1]        ; CLOCK_50            ; 6.242  ; 6.614  ; Rise       ; CLOCK_50                              ;
; OTG_CS_N            ; CLOCK_50            ; 5.843  ; 5.522  ; Rise       ; CLOCK_50                              ;
; OTG_DATA[*]         ; CLOCK_50            ; 3.670  ; 3.752  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[0]        ; CLOCK_50            ; 5.048  ; 5.293  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[1]        ; CLOCK_50            ; 5.275  ; 5.564  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[2]        ; CLOCK_50            ; 5.160  ; 5.461  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[3]        ; CLOCK_50            ; 5.444  ; 5.823  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[4]        ; CLOCK_50            ; 5.621  ; 6.035  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[5]        ; CLOCK_50            ; 4.799  ; 5.061  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[6]        ; CLOCK_50            ; 4.589  ; 4.829  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[7]        ; CLOCK_50            ; 4.880  ; 5.158  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[8]        ; CLOCK_50            ; 5.841  ; 6.258  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[9]        ; CLOCK_50            ; 5.304  ; 5.618  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[10]       ; CLOCK_50            ; 4.458  ; 4.681  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[11]       ; CLOCK_50            ; 5.278  ; 5.598  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[12]       ; CLOCK_50            ; 3.891  ; 4.011  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[13]       ; CLOCK_50            ; 3.670  ; 3.752  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[14]       ; CLOCK_50            ; 5.417  ; 5.734  ; Rise       ; CLOCK_50                              ;
;  OTG_DATA[15]       ; CLOCK_50            ; 3.842  ; 3.957  ; Rise       ; CLOCK_50                              ;
; OTG_RD_N            ; CLOCK_50            ; 4.837  ; 4.606  ; Rise       ; CLOCK_50                              ;
; OTG_WR_N            ; CLOCK_50            ; 3.940  ; 3.861  ; Rise       ; CLOCK_50                              ;
; VGA_CLK             ; CLOCK_50            ; 3.861  ; 3.902  ; Rise       ; CLOCK_50                              ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.300  ; 7.572  ; Fall       ; altera_reserved_tck                   ;
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.421  ; 1.421  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.537  ; 1.557  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.482  ; 1.502  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.421  ; 1.421  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.571  ; 1.591  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.492  ; 1.512  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.457  ; 1.457  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.482  ; 1.482  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.497  ; 1.497  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.530  ; 1.550  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.431  ; 1.431  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.431  ; 1.431  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.537  ; 1.557  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.499  ; 1.519  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.557  ; 1.577  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.492  ; 1.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.560  ; 1.580  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.576  ; 1.596  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.573  ; 1.593  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.566  ; 1.586  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.577  ; 1.597  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.587  ; 1.607  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.577  ; 1.597  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.540  ; 1.560  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.550  ; 1.570  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.593  ; 1.613  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.512  ; 1.532  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.573  ; 1.593  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.586  ; 1.606  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.492  ; 1.492  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.570  ; 1.590  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.534  ; 1.554  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.516  ; 1.536  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.558  ; 1.578  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.544  ; 1.564  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.534  ; 1.554  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.506  ; 1.526  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.544  ; 1.564  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.511  ; 1.531  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.510  ; 1.530  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.538  ; 1.558  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.568  ; 1.588  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.568  ; 1.588  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.547  ; 1.567  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.551  ; 1.571  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.577  ; 1.597  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.588  ; 1.608  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.523  ; 1.543  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.495  ; 1.515  ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.820 ;        ; Rise       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.815 ; Fall       ; nios_system|sdram_pll|sd1|pll7|clk[1] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 9.470 ;    ;    ; 9.950 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; KEY[0]     ; OTG_RST_N   ; 4.811 ;    ;    ; 5.597 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WR_N            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_INT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_CLK             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; OTG_ADDR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RD_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WR_N            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 9290         ; 0          ; 71       ; 2        ;
; CLOCK_50                              ; altera_reserved_tck                   ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; CLOCK_50                              ; 997          ; 0          ; 0        ; 0        ;
; CLOCK_50                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20215        ; 0          ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 9290         ; 0          ; 71       ; 2        ;
; CLOCK_50                              ; altera_reserved_tck                   ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path   ; false path ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; CLOCK_50                              ; 997          ; 0          ; 0        ; 0        ;
; CLOCK_50                              ; nios_system|sdram_pll|sd1|pll7|clk[0] ; > 2147483647 ; 0          ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 20215        ; 0          ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                          ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 510        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 766        ; 0        ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 209        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                           ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; From Clock                            ; To Clock                              ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                   ; altera_reserved_tck                   ; 510        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                   ; CLOCK_50                              ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                              ; CLOCK_50                              ; 766        ; 0        ; 0        ; 0        ;
; nios_system|sdram_pll|sd1|pll7|clk[0] ; nios_system|sdram_pll|sd1|pll7|clk[0] ; 209        ; 0        ; 0        ; 0        ;
+---------------------------------------+---------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 51    ; 51   ;
; Unconstrained Input Port Paths  ; 434   ; 434  ;
; Unconstrained Output Ports      ; 177   ; 177  ;
; Unconstrained Output Port Paths ; 1515  ; 1515 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Dec 08 19:49:17 2015
Info: Command: quartus_sta Final_Project -c Final_Project
Info: qsta_default_script.tcl version: #11
Warning (20013): Ignored assignments for entity "DE2_115_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_62l1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.sdc'
Info (332104): Reading SDC File: 'Final_Project.sdc'
Warning (332060): Node: vga_controller:vgasync_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgasync_instance|vc[7] is being clocked by vga_controller:vgasync_instance|clkdiv
Warning (332088): No paths exist between clock target "VGA_CLK" of clock "VGA_CLK" and its clock source. Assuming zero source clock latency.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -41.823
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -41.823           -3543.829 CLOCK_50 
    Info (332119):   -41.584           -1984.209 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    43.265               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.279               0.000 CLOCK_50 
    Info (332119):     0.388               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.711
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.711               0.000 CLOCK_50 
    Info (332119):    14.047               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    46.807               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.011               0.000 altera_reserved_tck 
    Info (332119):     1.514               0.000 CLOCK_50 
    Info (332119):     4.410               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.748
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.748               0.000 CLOCK_50 
    Info (332119):     9.699               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    35.790               0.000 VGA_CLK 
    Info (332119):    49.560               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 32.614 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: vga_controller:vgasync_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgasync_instance|vc[7] is being clocked by vga_controller:vgasync_instance|clkdiv
Warning (332088): No paths exist between clock target "VGA_CLK" of clock "VGA_CLK" and its clock source. Assuming zero source clock latency.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -35.916
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -35.916           -3019.149 CLOCK_50 
    Info (332119):   -35.580           -1691.837 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    43.890               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.277
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.277               0.000 CLOCK_50 
    Info (332119):     0.339               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.352               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 14.252
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.252               0.000 CLOCK_50 
    Info (332119):    14.538               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    47.134               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.914
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.914               0.000 altera_reserved_tck 
    Info (332119):     1.380               0.000 CLOCK_50 
    Info (332119):     3.900               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.796
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.796               0.000 CLOCK_50 
    Info (332119):     9.689               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    35.790               0.000 VGA_CLK 
    Info (332119):    49.485               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 33.165 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: vga_controller:vgasync_instance|clkdiv was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga_controller:vgasync_instance|vc[7] is being clocked by vga_controller:vgasync_instance|clkdiv
Warning (332088): No paths exist between clock target "VGA_CLK" of clock "VGA_CLK" and its clock source. Assuming zero source clock latency.
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to CLOCK_50 (Rise) (setup and hold)
    Critical Warning (332169): From CLOCK_50 (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) to nios_system|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.125            -462.102 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):   -10.049            -749.647 CLOCK_50 
    Info (332119):    46.798               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.088               0.000 CLOCK_50 
    Info (332119):     0.175               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.181               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.654               0.000 CLOCK_50 
    Info (332119):    16.836               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    48.538               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.494
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.494               0.000 altera_reserved_tck 
    Info (332119):     0.718               0.000 CLOCK_50 
    Info (332119):     2.237               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.979
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.979               0.000 CLOCK_50 
    Info (332119):     9.779               0.000 nios_system|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    36.000               0.000 VGA_CLK 
    Info (332119):    49.455               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.278 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 972 megabytes
    Info: Processing ended: Tue Dec 08 19:49:27 2015
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:12


