// Seed: 3796689578
module module_0 (
    input  wire  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wand  id_3,
    output tri   id_4,
    input  uwire id_5,
    output uwire id_6,
    input  tri1  id_7,
    output wand  id_8
);
  logic id_10;
  assign module_1.id_0 = 0;
  assign id_10 = id_2;
  wire id_11;
endmodule
module module_1 #(
    parameter id_0 = 32'd25
) (
    output tri _id_0,
    output wire id_1,
    input wire id_2,
    output wand id_3,
    input supply1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input wand id_7,
    output supply0 id_8
);
  wire id_10;
  assign id_10 = id_6;
  logic [id_0 : 1] id_11;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_6,
      id_8,
      id_7,
      id_1,
      id_4,
      id_1
  );
endmodule
