#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x556310c71f00 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x556310c9cc50_0 .var "clk", 0 0;
v0x556310c9ccf0_0 .var "reset", 0 0;
S_0x556310c75440 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x556310c71f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x556310c9c570_0 .net "clk", 0 0, v0x556310c9cc50_0;  1 drivers
v0x556310c9c630_0 .net "op_alu", 2 0, v0x556310c9bda0_0;  1 drivers
v0x556310c9c6f0_0 .net "opcode", 5 0, L_0x556310cae630;  1 drivers
v0x556310c9c7e0_0 .net "reset", 0 0, v0x556310c9ccf0_0;  1 drivers
v0x556310c9c880_0 .net "s_inc", 0 0, v0x556310c9bf90_0;  1 drivers
v0x556310c9c970_0 .net "s_inm", 0 0, v0x556310c9c080_0;  1 drivers
v0x556310c9ca10_0 .net "we3", 0 0, v0x556310c9c170_0;  1 drivers
v0x556310c9cab0_0 .net "wez", 0 0, v0x556310c9c2b0_0;  1 drivers
v0x556310c9cb50_0 .net "z", 0 0, v0x556310c98740_0;  1 drivers
S_0x556310c71ba0 .scope module, "cd_1" "cd" 3 8, 4 1 0, S_0x556310c75440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 3 "op_alu"
    .port_info 7 /OUTPUT 1 "z"
    .port_info 8 /OUTPUT 6 "opcode"
v0x556310c9abf0_0 .net "alu_to_mux", 7 0, v0x556310c96620_0;  1 drivers
v0x556310c9ad00_0 .net "clk", 0 0, v0x556310c9cc50_0;  alias, 1 drivers
v0x556310c9adc0_0 .net "mux_to_pc", 9 0, L_0x556310c9cdb0;  1 drivers
v0x556310c9ae60_0 .net "op_alu", 2 0, v0x556310c9bda0_0;  alias, 1 drivers
v0x556310c9af00_0 .net "opcode", 5 0, L_0x556310cae630;  alias, 1 drivers
v0x556310c9b010_0 .net "pc_to_mem", 9 0, v0x556310c9a480_0;  1 drivers
v0x556310c9b0d0_0 .net "rd1", 7 0, L_0x556310cad640;  1 drivers
v0x556310c9b1e0_0 .net "rd2", 7 0, L_0x556310cadcc0;  1 drivers
v0x556310c9b2f0_0 .net "reset", 0 0, v0x556310c9ccf0_0;  alias, 1 drivers
v0x556310c9b390_0 .net "s_inc", 0 0, v0x556310c9bf90_0;  alias, 1 drivers
v0x556310c9b430_0 .net "s_inm", 0 0, v0x556310c9c080_0;  alias, 1 drivers
v0x556310c9b4d0_0 .net "sal_mem_pro", 15 0, L_0x556310c9d070;  1 drivers
v0x556310c9b570_0 .net "sum_to_mux", 9 0, L_0x556310cae490;  1 drivers
v0x556310c9b660_0 .net "wd3", 7 0, L_0x556310cae0b0;  1 drivers
v0x556310c9b750_0 .net "we3", 0 0, v0x556310c9c170_0;  alias, 1 drivers
v0x556310c9b7f0_0 .net "wez", 0 0, v0x556310c9c2b0_0;  alias, 1 drivers
v0x556310c9b890_0 .net "z", 0 0, v0x556310c98740_0;  alias, 1 drivers
v0x556310c9b930_0 .net "zalu", 0 0, L_0x556310cae420;  1 drivers
L_0x556310c9ce70 .part L_0x556310c9d070, 0, 10;
L_0x556310cade10 .part L_0x556310c9d070, 8, 4;
L_0x556310cadf40 .part L_0x556310c9d070, 4, 4;
L_0x556310cadfe0 .part L_0x556310c9d070, 0, 4;
L_0x556310cae1e0 .part L_0x556310c9d070, 4, 8;
L_0x556310cae630 .part L_0x556310c9d070, 10, 6;
S_0x556310c71890 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x556310c71ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x556310cae420 .functor NOT 1, L_0x556310cae380, C4<0>, C4<0>, C4<0>;
v0x556310c6b210_0 .net *"_s3", 0 0, L_0x556310cae380;  1 drivers
v0x556310c6b2e0_0 .net "a", 7 0, L_0x556310cad640;  alias, 1 drivers
v0x556310c96480_0 .net "b", 7 0, L_0x556310cadcc0;  alias, 1 drivers
v0x556310c96540_0 .net "op_alu", 2 0, v0x556310c9bda0_0;  alias, 1 drivers
v0x556310c96620_0 .var "s", 7 0;
v0x556310c96750_0 .net "y", 7 0, v0x556310c96620_0;  alias, 1 drivers
v0x556310c96830_0 .net "zero", 0 0, L_0x556310cae420;  alias, 1 drivers
E_0x556310c42fd0 .event edge, v0x556310c96540_0, v0x556310c96480_0, v0x556310c6b2e0_0;
L_0x556310cae380 .reduce/or v0x556310c96620_0;
S_0x556310c96990 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x556310c71ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x556310c96cc0_0 .net *"_s0", 31 0, L_0x556310c9d130;  1 drivers
v0x556310c96dc0_0 .net *"_s10", 5 0, L_0x556310cad430;  1 drivers
L_0x7fe53c35c0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556310c96ea0_0 .net *"_s13", 1 0, L_0x7fe53c35c0f0;  1 drivers
L_0x7fe53c35c138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x556310c96f60_0 .net/2u *"_s14", 7 0, L_0x7fe53c35c138;  1 drivers
v0x556310c97040_0 .net *"_s18", 31 0, L_0x556310cad7d0;  1 drivers
L_0x7fe53c35c180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556310c97170_0 .net *"_s21", 27 0, L_0x7fe53c35c180;  1 drivers
L_0x7fe53c35c1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556310c97250_0 .net/2u *"_s22", 31 0, L_0x7fe53c35c1c8;  1 drivers
v0x556310c97330_0 .net *"_s24", 0 0, L_0x556310cad900;  1 drivers
v0x556310c973f0_0 .net *"_s26", 7 0, L_0x556310cada40;  1 drivers
v0x556310c974d0_0 .net *"_s28", 5 0, L_0x556310cadb30;  1 drivers
L_0x7fe53c35c060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556310c975b0_0 .net *"_s3", 27 0, L_0x7fe53c35c060;  1 drivers
L_0x7fe53c35c210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556310c97690_0 .net *"_s31", 1 0, L_0x7fe53c35c210;  1 drivers
L_0x7fe53c35c258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x556310c97770_0 .net/2u *"_s32", 7 0, L_0x7fe53c35c258;  1 drivers
L_0x7fe53c35c0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556310c97850_0 .net/2u *"_s4", 31 0, L_0x7fe53c35c0a8;  1 drivers
v0x556310c97930_0 .net *"_s6", 0 0, L_0x556310cad250;  1 drivers
v0x556310c979f0_0 .net *"_s8", 7 0, L_0x556310cad390;  1 drivers
v0x556310c97ad0_0 .net "clk", 0 0, v0x556310c9cc50_0;  alias, 1 drivers
v0x556310c97b90_0 .net "ra1", 3 0, L_0x556310cade10;  1 drivers
v0x556310c97c70_0 .net "ra2", 3 0, L_0x556310cadf40;  1 drivers
v0x556310c97d50_0 .net "rd1", 7 0, L_0x556310cad640;  alias, 1 drivers
v0x556310c97e10_0 .net "rd2", 7 0, L_0x556310cadcc0;  alias, 1 drivers
v0x556310c97eb0 .array "regb", 15 0, 7 0;
v0x556310c97f50_0 .net "wa3", 3 0, L_0x556310cadfe0;  1 drivers
v0x556310c98030_0 .net "wd3", 7 0, L_0x556310cae0b0;  alias, 1 drivers
v0x556310c98110_0 .net "we3", 0 0, v0x556310c9c170_0;  alias, 1 drivers
E_0x556310c787d0 .event posedge, v0x556310c97ad0_0;
L_0x556310c9d130 .concat [ 4 28 0 0], L_0x556310cade10, L_0x7fe53c35c060;
L_0x556310cad250 .cmp/ne 32, L_0x556310c9d130, L_0x7fe53c35c0a8;
L_0x556310cad390 .array/port v0x556310c97eb0, L_0x556310cad430;
L_0x556310cad430 .concat [ 4 2 0 0], L_0x556310cade10, L_0x7fe53c35c0f0;
L_0x556310cad640 .functor MUXZ 8, L_0x7fe53c35c138, L_0x556310cad390, L_0x556310cad250, C4<>;
L_0x556310cad7d0 .concat [ 4 28 0 0], L_0x556310cadf40, L_0x7fe53c35c180;
L_0x556310cad900 .cmp/ne 32, L_0x556310cad7d0, L_0x7fe53c35c1c8;
L_0x556310cada40 .array/port v0x556310c97eb0, L_0x556310cadb30;
L_0x556310cadb30 .concat [ 4 2 0 0], L_0x556310cadf40, L_0x7fe53c35c210;
L_0x556310cadcc0 .functor MUXZ 8, L_0x7fe53c35c258, L_0x556310cada40, L_0x556310cad900, C4<>;
S_0x556310c982d0 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x556310c71ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x556310c98470_0 .net "carga", 0 0, v0x556310c9c2b0_0;  alias, 1 drivers
v0x556310c98550_0 .net "clk", 0 0, v0x556310c9cc50_0;  alias, 1 drivers
v0x556310c98640_0 .net "d", 0 0, L_0x556310cae420;  alias, 1 drivers
v0x556310c98740_0 .var "q", 0 0;
v0x556310c987e0_0 .net "reset", 0 0, v0x556310c9ccf0_0;  alias, 1 drivers
E_0x556310c785e0 .event posedge, v0x556310c987e0_0, v0x556310c97ad0_0;
S_0x556310c98930 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x556310c71ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x556310c9d070 .functor BUFZ 16, L_0x556310c9cf10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x556310c98b70_0 .net *"_s0", 15 0, L_0x556310c9cf10;  1 drivers
v0x556310c98c70_0 .net *"_s2", 11 0, L_0x556310c9cfd0;  1 drivers
L_0x7fe53c35c018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556310c98d50_0 .net *"_s5", 1 0, L_0x7fe53c35c018;  1 drivers
v0x556310c98e10_0 .net "a", 9 0, v0x556310c9a480_0;  alias, 1 drivers
v0x556310c98ef0_0 .net "clk", 0 0, v0x556310c9cc50_0;  alias, 1 drivers
v0x556310c99030 .array "mem", 1023 0, 15 0;
v0x556310c990f0_0 .net "rd", 15 0, L_0x556310c9d070;  alias, 1 drivers
L_0x556310c9cf10 .array/port v0x556310c99030, L_0x556310c9cfd0;
L_0x556310c9cfd0 .concat [ 10 2 0 0], v0x556310c9a480_0, L_0x7fe53c35c018;
S_0x556310c99250 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x556310c71ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x556310c99470 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x556310c99510_0 .net "d0", 9 0, L_0x556310c9ce70;  1 drivers
v0x556310c995f0_0 .net "d1", 9 0, L_0x556310cae490;  alias, 1 drivers
v0x556310c996d0_0 .net "s", 0 0, v0x556310c9bf90_0;  alias, 1 drivers
v0x556310c99770_0 .net "y", 9 0, L_0x556310c9cdb0;  alias, 1 drivers
L_0x556310c9cdb0 .functor MUXZ 10, L_0x556310c9ce70, L_0x556310cae490, v0x556310c9bf90_0, C4<>;
S_0x556310c99900 .scope module, "mux_2" "mux2" 4 17, 6 50 0, S_0x556310c71ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x556310c99ad0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x556310c99ba0_0 .net "d0", 7 0, v0x556310c96620_0;  alias, 1 drivers
v0x556310c99cb0_0 .net "d1", 7 0, L_0x556310cae1e0;  1 drivers
v0x556310c99d70_0 .net "s", 0 0, v0x556310c9c080_0;  alias, 1 drivers
v0x556310c99e40_0 .net "y", 7 0, L_0x556310cae0b0;  alias, 1 drivers
L_0x556310cae0b0 .functor MUXZ 8, v0x556310c96620_0, L_0x556310cae1e0, v0x556310c9c080_0, C4<>;
S_0x556310c99fc0 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x556310c71ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x556310c9a190 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x556310c9a2d0_0 .net "clk", 0 0, v0x556310c9cc50_0;  alias, 1 drivers
v0x556310c9a390_0 .net "d", 9 0, L_0x556310c9cdb0;  alias, 1 drivers
v0x556310c9a480_0 .var "q", 9 0;
v0x556310c9a580_0 .net "reset", 0 0, v0x556310c9ccf0_0;  alias, 1 drivers
S_0x556310c9a6a0 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x556310c71ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x556310c9a8e0_0 .net "a", 9 0, v0x556310c9a480_0;  alias, 1 drivers
L_0x7fe53c35c2a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x556310c9aa10_0 .net "b", 9 0, L_0x7fe53c35c2a0;  1 drivers
v0x556310c9aaf0_0 .net "y", 9 0, L_0x556310cae490;  alias, 1 drivers
L_0x556310cae490 .arith/sum 10, v0x556310c9a480_0, L_0x7fe53c35c2a0;
S_0x556310c9bb30 .scope module, "uc_1" "uc" 3 9, 8 1 0, S_0x556310c75440;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 3 "op_alu"
v0x556310c9bda0_0 .var "op_alu", 2 0;
v0x556310c9bed0_0 .net "opcode", 5 0, L_0x556310cae630;  alias, 1 drivers
v0x556310c9bf90_0 .var "s_inc", 0 0;
v0x556310c9c080_0 .var "s_inm", 0 0;
v0x556310c9c170_0 .var "we3", 0 0;
v0x556310c9c2b0_0 .var "wez", 0 0;
v0x556310c9c3a0_0 .net "z", 0 0, v0x556310c98740_0;  alias, 1 drivers
E_0x556310c785a0 .event edge, v0x556310c9af00_0;
    .scope S_0x556310c99fc0;
T_0 ;
    %wait E_0x556310c785e0;
    %load/vec4 v0x556310c9a580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x556310c9a480_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556310c9a390_0;
    %assign/vec4 v0x556310c9a480_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556310c98930;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x556310c99030 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x556310c96990;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x556310c97eb0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x556310c96990;
T_3 ;
    %wait E_0x556310c787d0;
    %load/vec4 v0x556310c98110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x556310c98030_0;
    %load/vec4 v0x556310c97f50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x556310c97eb0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556310c71890;
T_4 ;
    %wait E_0x556310c42fd0;
    %load/vec4 v0x556310c96540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x556310c96620_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x556310c6b2e0_0;
    %store/vec4 v0x556310c96620_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x556310c6b2e0_0;
    %inv;
    %store/vec4 v0x556310c96620_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x556310c6b2e0_0;
    %load/vec4 v0x556310c96480_0;
    %add;
    %store/vec4 v0x556310c96620_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x556310c6b2e0_0;
    %load/vec4 v0x556310c96480_0;
    %sub;
    %store/vec4 v0x556310c96620_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x556310c6b2e0_0;
    %load/vec4 v0x556310c96480_0;
    %and;
    %store/vec4 v0x556310c96620_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x556310c6b2e0_0;
    %load/vec4 v0x556310c96480_0;
    %or;
    %store/vec4 v0x556310c96620_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x556310c6b2e0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x556310c96620_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x556310c96480_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x556310c96620_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x556310c982d0;
T_5 ;
    %wait E_0x556310c785e0;
    %load/vec4 v0x556310c987e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556310c98740_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x556310c98470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x556310c98640_0;
    %assign/vec4 v0x556310c98740_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556310c9bb30;
T_6 ;
    %wait E_0x556310c785a0;
    %load/vec4 v0x556310c9bed0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_6.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 15, 6;
    %cmp/z;
    %jmp/1 T_6.1, 4;
    %dup/vec4;
    %pushi/vec4 48, 7, 6;
    %cmp/z;
    %jmp/1 T_6.2, 4;
    %dup/vec4;
    %pushi/vec4 56, 3, 6;
    %cmp/z;
    %jmp/1 T_6.3, 4;
    %dup/vec4;
    %pushi/vec4 60, 3, 6;
    %cmp/z;
    %jmp/1 T_6.4, 4;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x556310c9bed0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x556310c9bda0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556310c9c2b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556310c9c080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556310c9c170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556310c9bf90_0, 0, 1;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556310c9c080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556310c9c170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556310c9bf90_0, 0, 1;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556310c9bf90_0, 0, 1;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x556310c9c3a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.7, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556310c9bf90_0, 0, 1;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556310c9bf90_0, 0, 1;
T_6.8 ;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x556310c9c3a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556310c9bf90_0, 0, 1;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556310c9bf90_0, 0, 1;
T_6.10 ;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x556310c71f00;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556310c9cc50_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556310c9cc50_0, 0, 1;
    %delay 3000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556310c71f00;
T_8 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556310c9ccf0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556310c9ccf0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x556310c71f00;
T_9 ;
    %delay 54000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
