// Seed: 1378329091
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wand id_17, id_18;
  if (1'b0) begin : LABEL_0
    parameter id_19 = id_18;
    wire id_20, id_21, id_22, id_23;
  end else assign id_14 = 1;
  assign id_4 = id_14;
  id_24(
      id_16
  );
  assign id_15 = id_13;
  wire id_25;
  wire id_26;
  always id_7 = id_11;
  wire id_27;
  tri0 id_28 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_7;
  reg id_8, id_9, id_10;
  wire id_11;
  assign id_3 = id_1.id_5;
  assign id_8 = -1;
  assign id_5 = -1;
  assign id_3 = 1'h0;
  wire id_12;
  wire id_13, id_14;
  timeprecision 1ps;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_6,
      id_7,
      id_5,
      id_12,
      id_6,
      id_14,
      id_12,
      id_3,
      id_11,
      id_3,
      id_4,
      id_14,
      id_12,
      id_4
  );
  always id_2 <= id_8;
  wire id_15 = -1 & "";
endmodule
