# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FINAL.srcs/sources_1/new/7segdriver.vhd" \
"../../../../FINAL.srcs/sources_1/new/PortReg8x8.vhd" \
"../../../../FINAL.srcs/sim_1/new/PortReg_tb.vhd" \

# Do not sort compile order
nosort
