set NETLIST_CACHE(RegFile,cells) {{schematic RamCell /nfs/ug/homes-2/u/umarghul/ece451/lab3/RamCell.sue} {icon pmos /cad2/mmi_110708/sue/schematics/mspice/pmos.sue {}}}
set netlist_props spice
set netlist_level 1000
set NETLIST_CACHE(RegFile,globals) {vdd gnd}
set NETLIST_EXPLICIT_GLOBALS {}
set NETLIST_CACHE(RegFile,version) MMI_SUE5.5.4
set NETLIST_CACHE(RegFile) {{.SUBCKT RegFile ARdEn[0] ARdEn[1] ARdEn[2] ARdEn[3] Ai BRdEn[0] BRdEn[1] } {+ BRdEn[2] BRdEn[3] Bi FBEn[0] FBEn[1] FBEn[2] FBEn[3] Phi1 RAMINi } {+ WriteEn[0] WriteEn[1] WriteEn[2] WriteEn[3] notFBEn[0] notFBEn[1] } {+ notFBEn[2] notFBEn[3] } {M_1 Ai Phi1 vdd vdd p W='1*1u' L=lp_min ad='areap(1,sdd)' } {+ as='areap(1,sdd)' pd='perip(1,sdd)' ps='perip(1,sdd)' } {M_2 Bi Phi1 vdd vdd p W='1*1u' L=lp_min ad='areap(1,sdd)' } {+ as='areap(1,sdd)' pd='perip(1,sdd)' ps='perip(1,sdd)' } {XRamCell_45 ARdEn[0] Ai BRdEn[0] Bi FBEn[0] RAMINi WriteEn[0] notFBEn[0] } {+ RamCell } {XRamCell_2 ARdEn[1] Ai BRdEn[1] Bi FBEn[1] RAMINi WriteEn[1] notFBEn[1] } {+ RamCell } {XRamCell_4 ARdEn[2] Ai BRdEn[2] Bi FBEn[2] RAMINi WriteEn[2] notFBEn[2] } {+ RamCell } {XRamCell_27 ARdEn[3] Ai BRdEn[3] Bi FBEn[3] RAMINi WriteEn[3] notFBEn[3] } {+ RamCell } {.ENDS	$ RegFile} {}}
set NETLIST_CACHE(RegFile,names) {{1390 570 {1 ARdEn[3]} {2 ARdEn[3]}} {-10 130 {0 Bi}} {1030 270 {0 Bi}} {60 0 {1 vdd}} {650 570 {0 RAMINi}} {-10 90 {0 M_2}} {90 800 {1 RAMINi}} {1050 570 {1 ARdEn[2]} {2 ARdEn[2]}} {1330 570 {1 FBEn[3]} {2 FBEn[3]}} {340 570 {1 BRdEn[0]} {2 BRdEn[0]}} {280 270 {0 Ai}} {-70 90 {0 Phi1}} {1580 210 {1 Bi}} {710 570 {1 BRdEn[1]} {2 BRdEn[1]}} {650 270 {0 Ai}} {670 570 {1 WriteEn[1]} {2 WriteEn[1]}} {240 570 {1 notFBEn[0]} {2 notFBEn[0]}} {670 420 {0 XRamCell_2}} {1070 570 {1 BRdEn[2]} {2 BRdEn[2]}} {140 160 {0 M_1}} {1350 570 {0 RAMINi}} {80 160 {0 Phi1}} {610 570 {1 notFBEn[1]} {2 notFBEn[1]}} {-10 50 {0 vdd}} {670 270 {0 Bi}} {1010 570 {0 RAMINi}} {300 570 {1 WriteEn[0]} {2 WriteEn[0]}} {300 420 {0 XRamCell_45}} {1410 570 {1 BRdEn[3]} {2 BRdEn[3]}} {1350 270 {0 Ai}} {-140 90 {1 Phi1}} {690 570 {1 ARdEn[1]} {2 ARdEn[1]}} {260 570 {1 FBEn[0]} {2 FBEn[0]}} {970 570 {1 notFBEn[2]} {2 notFBEn[2]}} {1370 570 {1 WriteEn[3]} {2 WriteEn[3]}} {1370 420 {0 XRamCell_27}} {1010 270 {0 Ai}} {300 270 {0 Bi}} {630 570 {1 FBEn[1]} {2 FBEn[1]}} {140 200 {0 Ai}} {1030 570 {1 WriteEn[2]} {2 WriteEn[2]}} {140 120 {0 vdd}} {320 570 {1 ARdEn[0]} {2 ARdEn[0]}} {1310 570 {1 notFBEn[3]} {2 notFBEn[3]}} {1030 420 {0 XRamCell_4}} {1370 270 {0 Bi}} {990 570 {1 FBEn[2]} {2 FBEn[2]}} {280 570 {0 RAMINi}} {1580 180 {1 Ai}}}
set NETLIST_CACHE(RegFile,wires) {{670 210 1030 210 Bi} {60 0 60 20 vdd} {670 210 670 270 Bi} {650 180 650 270 Ai} {1010 180 1010 270 Ai} {1010 800 1350 800 RAMINi} {650 800 1010 800 RAMINi} {280 800 650 800 RAMINi} {140 20 140 120 vdd} {-10 20 -10 50 vdd} {-10 20 60 20 vdd} {60 20 140 20 vdd} {-110 90 -110 160 Phi1} {-110 160 80 160 Phi1} {-110 90 -70 90 Phi1} {-140 90 -110 90 Phi1} {90 800 280 800 RAMINi} {650 570 650 800 RAMINi} {1350 570 1350 800 RAMINi} {1010 570 1010 800 RAMINi} {140 200 140 220 Ai} {280 180 650 180 Ai} {1030 210 1030 270 Bi} {1350 180 1350 270 Ai} {1010 180 1350 180 Ai} {1350 180 1580 180 Ai} {1370 210 1370 270 Bi} {1030 210 1370 210 Bi} {1370 210 1580 210 Bi} {140 220 280 220 Ai} {280 180 280 220 Ai} {300 210 670 210 Bi} {-10 240 300 240 Bi} {300 240 300 270 Bi} {-10 130 -10 240 Bi} {300 210 300 240 Bi} {280 220 280 270 Ai} {280 570 280 800 RAMINi} {650 180 1010 180 Ai}}
