module LS161a(
    input [3:0] D,        // Parallel Input
    input CLK,            // Clock
    input CLR_n,          // Active Low Asynchronous Reset
    input LOAD_n,         // Enable Parallel Input
    input ENP,            // Count Enable Parallel
    input ENT,            // Count Enable Trickle
    output reg [3:0]Q,        // Parallel Output 	
    output reg RCO            // Ripple Carry Output (Terminal Count)
); 

always @(posedge CLK)
begin 
if (!CLR_n)
	Q <= "0000";
else if(LOAD_n == 1'b1)
	Q <= D;
else if (ENP == 1'b1 & ENT == 1'b1)
	Q <= Q+1;
assign RCO = (&Q) & ENT ; 
end
endmodule
