
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'cmv6ru' on host 'jaguar' (Linux_x86_64 version 5.4.0-131-generic) on Mon Nov 14 23:16:48 EST 2022
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/imports/hls'
Sourcing Tcl script './run_hls.tcl'
INFO: [HLS 200-1510] Running: source ./run_hls.tcl
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Creating and opening project '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/imports/hls/prj'.
INFO: [HLS 200-1510] Running: open_solution sol -flow_target vitis 
INFO: [HLS 200-10] Creating and opening solution '/home/cmv6ru/Documents/00_github_repos/00_GLay/01_device/IP/glay_kernel_ex/imports/hls/prj/sol'.
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: add_files ../glay_kernel_cmodel.cpp 
INFO: [HLS 200-10] Adding design file '../glay_kernel_cmodel.cpp' to the project
INFO: [HLS 200-1510] Running: set_top glay_kernel 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.749 GB.
INFO: [HLS 200-10] Analyzing design file '../glay_kernel_cmodel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.71 seconds. CPU system time: 0.67 seconds. Elapsed time: 4.83 seconds; current allocated memory: 759.023 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../glay_kernel_cmodel.cpp:71:5)
INFO: [HLS 214-115] Multiple burst writes of length 256 and bit width 512 has been inferred on bundle 'm00_axi'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../glay_kernel_cmodel.cpp:79:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.32 seconds. CPU system time: 0.59 seconds. Elapsed time: 5.11 seconds; current allocated memory: 759.379 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 759.379 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 761.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 761.855 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'glay_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_74_1' (../glay_kernel_cmodel.cpp:74) in function 'glay_kernel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'glay_kernel' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 783.633 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_input_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'm00_axi_output_buffer' (../glay_kernel_cmodel.cpp:75:32)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 803.305 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'glay_kernel' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'glay_kernel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 804.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 804.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'glay_kernel_Pipeline_VITIS_LOOP_74_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_74_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_74_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 804.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 804.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'glay_kernel_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 804.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 804.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'glay_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 804.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 804.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'glay_kernel_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'glay_kernel_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_1/m_axi_m00_axi_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_1/m_axi_m00_axi_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_1/m_axi_m00_axi_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_1/m_axi_m00_axi_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_1/m_axi_m00_axi_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_1/m_axi_m00_axi_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_1/m_axi_m00_axi_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_1/m_axi_m00_axi_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_1/m_axi_m00_axi_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_1/m_axi_m00_axi_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_1/m_axi_m00_axi_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_1/m_axi_m00_axi_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'glay_kernel_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 805.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'glay_kernel_Pipeline_VITIS_LOOP_74_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'glay_kernel_Pipeline_VITIS_LOOP_74_1' pipeline 'VITIS_LOOP_74_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'glay_kernel_Pipeline_VITIS_LOOP_74_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 806.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'glay_kernel_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'glay_kernel_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_3/m_axi_m00_axi_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_3/m_axi_m00_axi_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_3/m_axi_m00_axi_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_3/m_axi_m00_axi_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_3/m_axi_m00_axi_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_3/m_axi_m00_axi_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_3/m_axi_m00_axi_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_3/m_axi_m00_axi_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_3/m_axi_m00_axi_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_3/m_axi_m00_axi_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_3/m_axi_m00_axi_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_3/m_axi_m00_axi_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'glay_kernel_Pipeline_3/m_axi_m00_axi_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'glay_kernel_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 807.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'glay_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'glay_kernel/m00_axi' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'glay_kernel/graph_csr_struct' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'glay_kernel/vertex_out_degree' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'glay_kernel/vertex_in_degree' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'glay_kernel/vertex_edges_idx' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'glay_kernel/edges_array_weight' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'glay_kernel/edges_array_src' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'glay_kernel/edges_array_dest' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'glay_kernel/auxiliary_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'glay_kernel/auxiliary_2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'glay_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'graph_csr_struct', 'vertex_out_degree', 'vertex_in_degree', 'vertex_edges_idx', 'edges_array_weight', 'edges_array_src', 'edges_array_dest', 'auxiliary_1', 'auxiliary_2' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'glay_kernel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 810.742 MB.
INFO: [RTMG 210-278] Implementing memory 'glay_kernel_m00_axi_input_buffer_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 815.441 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 820.055 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for glay_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for glay_kernel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.4 seconds. CPU system time: 1.34 seconds. Elapsed time: 13.47 seconds; current allocated memory: -970.590 MB.
INFO: [HLS 200-112] Total CPU user time: 16.63 seconds. Total CPU system time: 2.31 seconds. Total elapsed time: 16.88 seconds; peak allocated memory: 1.749 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Nov 14 23:17:04 2022...
