EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:MITEVT_mcontrollers
LIBS:MITEVT_OPTO
LIBS:MITEVT_ANALOG
LIBS:MITEVT_power
LIBS:MITEVT_REG
LIBS:DevelopmentBoard-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 3
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4450 1100 1300 3450
U 5830CB39
F0 "micro" 60
F1 "micro.sch" 60
F2 "CAN_RXD" I R 5750 1550 60 
F3 "CAN_TXD" O R 5750 1650 60 
F4 "WAKEUP" I R 5750 1450 60 
F5 "AD6" I R 5750 4250 60 
F6 "AD7" I R 5750 4400 60 
F7 "UART_RX" I R 5750 1750 60 
F8 "UART_TX" O R 5750 1850 60 
F9 "MISO0" B R 5750 1950 60 
F10 "MOSI0" B R 5750 2050 60 
F11 "SCK0" B R 5750 2150 60 
F12 "SSEL0" B R 5750 2250 60 
F13 "MISO1" B R 5750 2350 60 
F14 "MOSI1" B R 5750 2450 60 
F15 "SCK1" B R 5750 2550 60 
F16 "SSEL1" B R 5750 2650 60 
F17 "SCL" B R 5750 2750 60 
F18 "SDA" B R 5750 2850 60 
F19 "LPC_RST" I R 5750 1250 60 
F20 "LPC_PRGM" I R 5750 1350 60 
$EndSheet
Wire Wire Line
	5750 1250 7000 1250
Wire Wire Line
	5750 1350 7000 1350
$Sheet
S 7000 1100 1400 2350
U 583147C9
F0 "io" 60
F1 "io.sch" 60
F2 "LPC_RST" O L 7000 1250 60 
F3 "LPC_PRGM" O L 7000 1350 60 
F4 "LPC_TX" I L 7000 1850 60 
F5 "LPC_RX" O L 7000 1750 60 
F6 "CAN_TXD" I L 7000 1650 60 
F7 "CAN_RXD" O L 7000 1550 60 
$EndSheet
Wire Wire Line
	7000 1750 5750 1750
Wire Wire Line
	5750 1850 7000 1850
Wire Wire Line
	7000 1550 5750 1550
Wire Wire Line
	5750 1650 7000 1650
$EndSCHEMATC
