#!/bin/bash

iverilog -g2001 -osimv -s counter_bench /home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/counter/counter_bench.v /home/debjitjdv/Work/NYU/LLM-Verilog-Synthesis/evaluation/all_results_codegen_6B_pt_n5/intermediate2/examples-code-gen-16B-tmp_1/example1.v 