===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 2.2537 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3640 ( 14.1%)    0.3640 ( 16.1%)  FIR Parser
    1.7367 ( 67.4%)    1.4294 ( 63.4%)  'firrtl.circuit' Pipeline
    0.9506 ( 36.9%)    0.9506 ( 42.2%)    LowerFIRRTLTypes
    0.6764 ( 26.3%)    0.3696 ( 16.4%)    'firrtl.module' Pipeline
    0.1001 (  3.9%)    0.0571 (  2.5%)      ExpandWhens
    0.1111 (  4.3%)    0.0620 (  2.7%)      CSE
    0.0023 (  0.1%)    0.0013 (  0.1%)        (A) DominanceInfo
    0.4651 ( 18.1%)    0.2505 ( 11.1%)      SimpleCanonicalizer
    0.0316 (  1.2%)    0.0316 (  1.4%)    IMConstProp
    0.0109 (  0.4%)    0.0109 (  0.5%)    BlackBoxReader
    0.0128 (  0.5%)    0.0123 (  0.5%)    'firrtl.module' Pipeline
    0.0128 (  0.5%)    0.0123 (  0.5%)      CheckWidths
    0.1093 (  4.2%)    0.1093 (  4.8%)  LowerFIRRTLToHW
    0.0205 (  0.8%)    0.0205 (  0.9%)  HWMemSimImpl
    0.1456 (  5.7%)    0.1343 (  6.0%)  'hw.module' Pipeline
    0.0193 (  0.7%)    0.0168 (  0.7%)    HWCleanup
    0.0639 (  2.5%)    0.0588 (  2.6%)    CSE
    0.0019 (  0.1%)    0.0018 (  0.1%)      (A) DominanceInfo
    0.0623 (  2.4%)    0.0587 (  2.6%)    SimpleCanonicalizer
    0.0498 (  1.9%)    0.0498 (  2.2%)  HWLegalizeNames
    0.0212 (  0.8%)    0.0183 (  0.8%)  'hw.module' Pipeline
    0.0212 (  0.8%)    0.0183 (  0.8%)    PrettifyVerilog
    0.0749 (  2.9%)    0.0749 (  3.3%)  Output
    0.0010 (  0.0%)    0.0010 (  0.0%)  Rest
    2.5752 (100.0%)    2.2537 (100.0%)  Total

{
  totalTime: 2.265,
  maxMemory: 107819008
}
