This is a test project that uses the main features of hVHDL libraries. The example project is built and tested with lattice ECP5 fpga. Efinix Efinity, Intel Quartus, Xilinx ISE and Vivado builds will be added soon.

To build the lattice project run
> pnmainc <path_to_example_project>/ecp5_build/build_ecp5.tcl
