{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 3,
    "design__inferred_latch__count": 0,
    "design__instance__count": 13273,
    "design__instance__area": 156207,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 1066,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 139,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 10,
    "power__internal__total": 0.001687958836555481,
    "power__switching__total": 0.0008784234523773193,
    "power__leakage__total": 1.5060048497161915e-07,
    "power__total": 0.0025665329303592443,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -1.317656,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -1.317656,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.312254,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 10.52333,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.312254,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.378157,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 1969,
    "design__max_fanout_violation__count": 139,
    "design__max_cap_violation__count": 731,
    "clock__skew__worst_hold": -0.831591,
    "clock__skew__worst_setup": -2.437434,
    "timing__hold__ws": 0.112428,
    "timing__setup__ws": 8.05303,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.112428,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 10.133406,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 1030.4 225.76",
    "design__core__bbox": "2.76 2.72 1027.64 223.04",
    "design__io": 45,
    "design__die__area": 232623,
    "design__core__area": 225802,
    "design__instance__count__stdcell": 13272,
    "design__instance__area__stdcell": 101592,
    "design__instance__count__macros": 1,
    "design__instance__area__macros": 54614.9,
    "design__instance__utilization": 0.69179,
    "design__instance__utilization__stdcell": 0.59346,
    "design__power_grid_violation__count__net:VGND": 56,
    "design__power_grid_violation__count__net:VPWR": 56,
    "design__power_grid_violation__count": 112,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 408175,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 462,
    "antenna__violating__nets": 36,
    "antenna__violating__pins": 46,
    "route__antenna_violation__count": 36,
    "route__net": 10962,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 15161,
    "route__wirelength__iter:1": 500190,
    "route__drc_errors__iter:2": 8943,
    "route__wirelength__iter:2": 496134,
    "route__drc_errors__iter:3": 8595,
    "route__wirelength__iter:3": 494606,
    "route__drc_errors__iter:4": 2690,
    "route__wirelength__iter:4": 494148,
    "route__drc_errors__iter:5": 804,
    "route__wirelength__iter:5": 494314,
    "route__drc_errors__iter:6": 257,
    "route__wirelength__iter:6": 494323,
    "route__drc_errors__iter:7": 150,
    "route__wirelength__iter:7": 494264,
    "route__drc_errors__iter:8": 93,
    "route__wirelength__iter:8": 494280,
    "route__drc_errors__iter:9": 70,
    "route__wirelength__iter:9": 494302,
    "route__drc_errors__iter:10": 63,
    "route__wirelength__iter:10": 494296,
    "route__drc_errors__iter:11": 51,
    "route__wirelength__iter:11": 494304,
    "route__drc_errors__iter:12": 49,
    "route__wirelength__iter:12": 494307,
    "route__drc_errors__iter:13": 49,
    "route__wirelength__iter:13": 494307,
    "route__drc_errors__iter:14": 48,
    "route__wirelength__iter:14": 494307,
    "route__drc_errors__iter:15": 47,
    "route__wirelength__iter:15": 494307,
    "route__drc_errors__iter:16": 46,
    "route__wirelength__iter:16": 494307,
    "route__drc_errors__iter:17": 46,
    "route__wirelength__iter:17": 494307,
    "route__drc_errors__iter:18": 55,
    "route__wirelength__iter:18": 494233,
    "route__drc_errors__iter:19": 54,
    "route__wirelength__iter:19": 494233,
    "route__drc_errors__iter:20": 54,
    "route__wirelength__iter:20": 494233,
    "route__drc_errors__iter:21": 46,
    "route__wirelength__iter:21": 494228,
    "route__drc_errors__iter:22": 28,
    "route__wirelength__iter:22": 494246,
    "route__drc_errors__iter:23": 25,
    "route__wirelength__iter:23": 494208,
    "route__drc_errors__iter:24": 23,
    "route__wirelength__iter:24": 494208,
    "route__drc_errors__iter:25": 23,
    "route__wirelength__iter:25": 494208,
    "route__drc_errors__iter:26": 25,
    "route__wirelength__iter:26": 494213,
    "route__drc_errors__iter:27": 25,
    "route__wirelength__iter:27": 494213,
    "route__drc_errors__iter:28": 25,
    "route__wirelength__iter:28": 494213,
    "route__drc_errors__iter:29": 22,
    "route__wirelength__iter:29": 494212,
    "route__drc_errors__iter:30": 1,
    "route__wirelength__iter:30": 494252,
    "route__drc_errors__iter:31": 0,
    "route__wirelength__iter:31": 494244,
    "route__drc_errors": 0,
    "route__wirelength": 494244,
    "route__vias": 94120,
    "route__vias__singlecut": 94120,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 0,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 1199.79,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 62,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 1831,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 139,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 661,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -2.37709,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -2.37709,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.846248,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 8.197663,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.846248,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 10.432958,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 62,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 588,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 139,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 9,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.878331,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.878331,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.115662,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 11.427134,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.115662,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 18.581415,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 62,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 974,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 139,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 5,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": -1.246509,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": -1.246509,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.308826,
    "timing__setup__ws__corner:min_tt_025C_1v80": 10.633505,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.308826,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.621998,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 62,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 1662,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 139,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 553,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": -2.25283,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": -2.25283,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.83867,
    "timing__setup__ws__corner:min_ss_100C_1v60": 8.395184,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.83867,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 10.887416,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 62,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 417,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 139,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 3,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.831591,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.831591,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.112428,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 11.506584,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.112428,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 18.745308,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 62,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 1167,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 139,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 15,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": -1.355765,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": -1.355765,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.315804,
    "timing__setup__ws__corner:max_tt_025C_1v80": 10.436102,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.315804,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.214344,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 62,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 1969,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 139,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 731,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": -2.437434,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": -2.437434,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.853405,
    "timing__setup__ws__corner:max_ss_100C_1v60": 8.05303,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.853405,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 10.133406,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 62,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 629,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 139,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 11,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.906395,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.906395,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.119382,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 11.362992,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.119382,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 18.479313,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 62,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 62,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79969,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 4.02327e-05,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000308604,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000598039,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.54033e-05,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000598039,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 4.02e-05,
    "ir__drop__worst": 0.000309,
    "design__xor_difference__count": 0,
    "magic__drc_error__count": 0,
    "klayout__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}