// Seed: 1760064210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wand id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_6 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire _id_6;
  input wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  output wor id_2;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_1,
      id_1,
      id_8,
      id_8,
      id_1,
      id_8,
      id_9,
      id_4
  );
  inout wire id_1;
  assign id_3[id_6] = id_2++;
  assign id_6 = id_1;
endmodule
