(c) Copyright 2012-2015 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2014.4 20150228
# Start time    : Thu Jul 28 06:50:59 PM CEST 2016
# Command line  : sds++ -sds-pf zed -sds-hw mmult_accel mmult_accel.cpp -sds-end -poll-mode 1 -Wall -O3 -c mmult_accel.cpp -o mmult_accel.o
# Log file      : /home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/reports/sds_mmult_accel.log
# Journal file  : /home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/reports/sds_mmult_accel.jou
# Report file   : /home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/reports/sds_mmult_accel.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : /home/trungnguyen/SDSoC/samples/mmult_cascade/_sds/vhls/mmult_accel/solution/syn/report/mmult_accel_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.95|      5.15|        0.74|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1178|  1178|  1179|  1179|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  256|  256|         2|          1|          1|   256|    yes   |
        |- Loop 2  |  256|  256|         2|          1|          1|   256|    yes   |
        |- Loop 3  |  662|  662|       153|          2|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    185|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     40|    3800|   5992|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1208|
|Register         |        -|      -|    2249|    835|
+-----------------+---------+-------+--------+-------+
|Total            |       16|     40|    6049|   8220|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|     18|       5|     15|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |                   Instance                  |                  Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U1  |mmult_accel_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|  324|  424|
    |mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U2  |mmult_accel_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|  324|  424|
    |mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U3  |mmult_accel_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|  324|  424|
    |mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U4  |mmult_accel_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|  324|  424|
    |mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U5  |mmult_accel_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|  324|  424|
    |mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U6  |mmult_accel_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|  324|  424|
    |mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U7  |mmult_accel_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|  324|  424|
    |mmult_accel_fadd_32ns_32ns_32_9_full_dsp_U8  |mmult_accel_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|  324|  424|
    |mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U9   |mmult_accel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  325|
    |mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U10  |mmult_accel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  325|
    |mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U11  |mmult_accel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  325|
    |mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U12  |mmult_accel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  325|
    |mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U13  |mmult_accel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  325|
    |mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U14  |mmult_accel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  325|
    |mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U15  |mmult_accel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  325|
    |mmult_accel_fmul_32ns_32ns_32_5_max_dsp_U16  |mmult_accel_fmul_32ns_32ns_32_5_max_dsp   |        0|      3|  151|  325|
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+
    |Total                                        |                                          |        0|     40| 3800| 5992|
    +---------------------------------------------+------------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |a_buf_0_U  |mmult_accel_a_buf_0  |        2|  0|   0|    64|   32|     1|         2048|
    |a_buf_1_U  |mmult_accel_a_buf_0  |        2|  0|   0|    64|   32|     1|         2048|
    |a_buf_2_U  |mmult_accel_a_buf_0  |        2|  0|   0|    64|   32|     1|         2048|
    |a_buf_3_U  |mmult_accel_a_buf_0  |        2|  0|   0|    64|   32|     1|         2048|
    |b_buf_0_U  |mmult_accel_a_buf_0  |        2|  0|   0|    64|   32|     1|         2048|
    |b_buf_1_U  |mmult_accel_a_buf_0  |        2|  0|   0|    64|   32|     1|         2048|
    |b_buf_2_U  |mmult_accel_a_buf_0  |        2|  0|   0|    64|   32|     1|         2048|
    |b_buf_3_U  |mmult_accel_a_buf_0  |        2|  0|   0|    64|   32|     1|         2048|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                     |       16|  0|   0|   512|  256|     8|        16384|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_762_p2                   |     +    |      0|  0|   5|           5|           1|
    |i_s_fu_688_p2                   |     +    |      0|  0|   5|           5|           1|
    |index_a_fu_850_p2               |     +    |      0|  0|   5|           5|           1|
    |index_b_fu_925_p2               |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten_next1_fu_830_p2  |     +    |      0|  0|   9|           9|           1|
    |indvar_flatten_next7_fu_742_p2  |     +    |      0|  0|   9|           9|           1|
    |indvar_flatten_next_fu_668_p2   |     +    |      0|  0|   9|           9|           1|
    |j_2_fu_716_p2                   |     +    |      0|  0|   5|           5|           1|
    |j_3_fu_790_p2                   |     +    |      0|  0|   5|           5|           1|
    |p_addr1_fu_810_p2               |     +    |      0|  0|   7|           7|           7|
    |p_addr5_fu_911_p2               |     +    |      0|  0|   6|           6|           5|
    |p_addr7_fu_990_p2               |     +    |      0|  0|   7|           7|           6|
    |i_1_mid2_fu_768_p3              |  Select  |      0|  0|   5|           1|           5|
    |i_mid2_fu_694_p3                |  Select  |      0|  0|   5|           1|           5|
    |index_a_0_i_mid2_fu_856_p3      |  Select  |      0|  0|   5|           1|           5|
    |index_b_0_i_mid2_fu_842_p3      |  Select  |      0|  0|   5|           1|           1|
    |j_1_mid2_fu_754_p3              |  Select  |      0|  0|   5|           1|           1|
    |j_mid2_fu_680_p3                |  Select  |      0|  0|   5|           1|           1|
    |ap_sig_bdd_111                  |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_299                  |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_76                   |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_748_p2             |   icmp   |      0|  0|   6|           5|           6|
    |exitcond1_i_fu_836_p2           |   icmp   |      0|  0|   6|           5|           6|
    |exitcond_flatten1_fu_824_p2     |   icmp   |      0|  0|  11|           9|          10|
    |exitcond_flatten8_fu_736_p2     |   icmp   |      0|  0|  11|           9|          10|
    |exitcond_flatten_fu_662_p2      |   icmp   |      0|  0|  11|           9|          10|
    |exitcond_fu_674_p2              |   icmp   |      0|  0|   6|           5|           6|
    |tmp_11_fu_930_p2                |    or    |      0|  0|   8|           7|           2|
    |tmp_13_fu_951_p2                |    or    |      0|  0|   8|           7|           2|
    |tmp_s_fu_879_p2                 |    or    |      0|  0|   8|           7|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 185|         149|         101|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |a_buf_0_address0               |   6|          4|    6|         24|
    |a_buf_0_address1               |   6|          3|    6|         18|
    |a_buf_1_address0               |   6|          4|    6|         24|
    |a_buf_1_address1               |   6|          3|    6|         18|
    |a_buf_2_address0               |   6|          4|    6|         24|
    |a_buf_2_address1               |   6|          3|    6|         18|
    |a_buf_3_address0               |   6|          4|    6|         24|
    |a_buf_3_address1               |   6|          3|    6|         18|
    |ap_NS_fsm                      |   1|          7|    1|          7|
    |ap_reg_ppiten_pp2_it76         |   1|          2|    1|          2|
    |b_buf_0_address0               |   6|          4|    6|         24|
    |b_buf_0_address1               |   6|          3|    6|         18|
    |b_buf_1_address0               |   6|          4|    6|         24|
    |b_buf_1_address1               |   6|          3|    6|         18|
    |b_buf_2_address0               |   6|          4|    6|         24|
    |b_buf_2_address1               |   6|          3|    6|         18|
    |b_buf_3_address0               |   6|          4|    6|         24|
    |b_buf_3_address1               |   6|          3|    6|         18|
    |grp_fu_597_p0                  |  32|          3|   32|         96|
    |grp_fu_597_p1                  |  32|          3|   32|         96|
    |grp_fu_602_p0                  |  32|          3|   32|         96|
    |grp_fu_602_p1                  |  32|          3|   32|         96|
    |grp_fu_606_p0                  |  32|          3|   32|         96|
    |grp_fu_606_p1                  |  32|          3|   32|         96|
    |grp_fu_610_p0                  |  32|          3|   32|         96|
    |grp_fu_610_p1                  |  32|          3|   32|         96|
    |grp_fu_614_p0                  |  32|          3|   32|         96|
    |grp_fu_614_p1                  |  32|          3|   32|         96|
    |grp_fu_618_p0                  |  32|          3|   32|         96|
    |grp_fu_618_p1                  |  32|          3|   32|         96|
    |grp_fu_622_p0                  |  32|          3|   32|         96|
    |grp_fu_622_p1                  |  32|          3|   32|         96|
    |grp_fu_626_p0                  |  32|          3|   32|         96|
    |grp_fu_626_p1                  |  32|          3|   32|         96|
    |grp_fu_630_p0                  |  32|          3|   32|         96|
    |grp_fu_630_p1                  |  32|          3|   32|         96|
    |grp_fu_634_p0                  |  32|          3|   32|         96|
    |grp_fu_634_p1                  |  32|          3|   32|         96|
    |grp_fu_638_p0                  |  32|          3|   32|         96|
    |grp_fu_638_p1                  |  32|          3|   32|         96|
    |grp_fu_642_p0                  |  32|          3|   32|         96|
    |grp_fu_642_p1                  |  32|          3|   32|         96|
    |grp_fu_646_p0                  |  32|          3|   32|         96|
    |grp_fu_646_p1                  |  32|          3|   32|         96|
    |grp_fu_650_p0                  |  32|          3|   32|         96|
    |grp_fu_650_p1                  |  32|          3|   32|         96|
    |grp_fu_654_p0                  |  32|          3|   32|         96|
    |grp_fu_654_p1                  |  32|          3|   32|         96|
    |grp_fu_658_p0                  |  32|          3|   32|         96|
    |grp_fu_658_p1                  |  32|          3|   32|         96|
    |i_1_phi_fu_545_p4              |   5|          2|    5|         10|
    |i_1_reg_541                    |   5|          2|    5|         10|
    |i_phi_fu_512_p4                |   5|          2|    5|         10|
    |i_reg_508                      |   5|          2|    5|         10|
    |index_a_0_i_phi_fu_578_p4      |   5|          2|    5|         10|
    |index_a_0_i_reg_574            |   5|          2|    5|         10|
    |index_b_0_i_phi_fu_589_p4      |   5|          2|    5|         10|
    |index_b_0_i_reg_585            |   5|          2|    5|         10|
    |indvar_flatten1_phi_fu_567_p4  |   9|          2|    9|         18|
    |indvar_flatten1_reg_563        |   9|          2|    9|         18|
    |indvar_flatten6_reg_530        |   9|          2|    9|         18|
    |indvar_flatten_reg_497         |   9|          2|    9|         18|
    |j_1_reg_552                    |   5|          2|    5|         10|
    |j_reg_519                      |   5|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |1208|        189| 1208|       3589|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |a_buf_0_load_1_reg_1186        |  32|   0|   32|          0|
    |a_buf_0_load_2_reg_1341        |  32|   0|   32|          0|
    |a_buf_0_load_3_reg_1346        |  32|   0|   32|          0|
    |a_buf_0_load_reg_1181          |  32|   0|   32|          0|
    |a_buf_1_load_1_reg_1206        |  32|   0|   32|          0|
    |a_buf_1_load_2_reg_1351        |  32|   0|   32|          0|
    |a_buf_1_load_3_reg_1356        |  32|   0|   32|          0|
    |a_buf_1_load_reg_1201          |  32|   0|   32|          0|
    |a_buf_2_load_1_reg_1226        |  32|   0|   32|          0|
    |a_buf_2_load_2_reg_1361        |  32|   0|   32|          0|
    |a_buf_2_load_3_reg_1366        |  32|   0|   32|          0|
    |a_buf_2_load_reg_1221          |  32|   0|   32|          0|
    |a_buf_3_load_1_reg_1246        |  32|   0|   32|          0|
    |a_buf_3_load_2_reg_1371        |  32|   0|   32|          0|
    |a_buf_3_load_3_reg_1376        |  32|   0|   32|          0|
    |a_buf_3_load_reg_1241          |  32|   0|   32|          0|
    |ap_CS_fsm                      |   6|   0|    6|          0|
    |ap_reg_ppiten_pp0_it0          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it10         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it11         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it12         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it13         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it14         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it15         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it16         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it17         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it18         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it19         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it2          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it20         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it21         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it22         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it23         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it24         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it25         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it26         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it27         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it28         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it29         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it3          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it30         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it31         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it32         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it33         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it34         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it35         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it36         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it37         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it38         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it39         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it4          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it40         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it41         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it42         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it43         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it44         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it45         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it46         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it47         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it48         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it49         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it5          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it50         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it51         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it52         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it53         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it54         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it55         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it56         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it57         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it58         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it59         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it6          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it60         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it61         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it62         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it63         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it64         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it65         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it66         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it67         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it68         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it69         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it7          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it70         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it71         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it72         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it73         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it74         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it75         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it76         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it8          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it9          |   1|   0|    1|          0|
    |arrayNo1_cast_reg_1052         |   3|   0|    3|          0|
    |arrayNo_cast_reg_1019          |   3|   0|    3|          0|
    |b_buf_0_load_1_reg_1266        |  32|   0|   32|          0|
    |b_buf_0_load_2_reg_1381        |  32|   0|   32|          0|
    |b_buf_0_load_3_reg_1386        |  32|   0|   32|          0|
    |b_buf_0_load_reg_1261          |  32|   0|   32|          0|
    |b_buf_1_load_1_reg_1286        |  32|   0|   32|          0|
    |b_buf_1_load_2_reg_1391        |  32|   0|   32|          0|
    |b_buf_1_load_3_reg_1396        |  32|   0|   32|          0|
    |b_buf_1_load_reg_1281          |  32|   0|   32|          0|
    |b_buf_2_load_1_reg_1306        |  32|   0|   32|          0|
    |b_buf_2_load_2_reg_1401        |  32|   0|   32|          0|
    |b_buf_2_load_3_reg_1406        |  32|   0|   32|          0|
    |b_buf_2_load_reg_1301          |  32|   0|   32|          0|
    |b_buf_3_load_1_reg_1326        |  32|   0|   32|          0|
    |b_buf_3_load_2_reg_1411        |  32|   0|   32|          0|
    |b_buf_3_load_3_reg_1416        |  32|   0|   32|          0|
    |b_buf_3_load_reg_1321          |  32|   0|   32|          0|
    |exitcond_flatten1_reg_1066     |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1033     |   1|   0|    1|          0|
    |exitcond_flatten_reg_1004      |   1|   0|    1|          0|
    |i_1_mid2_reg_1047              |   5|   0|    5|          0|
    |i_1_reg_541                    |   5|   0|    5|          0|
    |i_mid2_reg_1013                |   5|   0|    5|          0|
    |i_reg_508                      |   5|   0|    5|          0|
    |index_a_0_i_mid2_reg_1084      |   5|   0|    5|          0|
    |index_a_0_i_reg_574            |   5|   0|    5|          0|
    |index_b_0_i_mid2_reg_1075      |   5|   0|    5|          0|
    |index_b_0_i_reg_585            |   5|   0|    5|          0|
    |index_b_reg_1176               |   5|   0|    5|          0|
    |indvar_flatten1_reg_563        |   9|   0|    9|          0|
    |indvar_flatten6_reg_530        |   9|   0|    9|          0|
    |indvar_flatten_next1_reg_1070  |   9|   0|    9|          0|
    |indvar_flatten_reg_497         |   9|   0|    9|          0|
    |j_1_mid2_reg_1042              |   5|   0|    5|          0|
    |j_1_reg_552                    |   5|   0|    5|          0|
    |j_reg_519                      |   5|   0|    5|          0|
    |product_term_10_reg_1486       |  32|   0|   32|          0|
    |product_term_11_reg_1451       |  32|   0|   32|          0|
    |product_term_12_reg_1456       |  32|   0|   32|          0|
    |product_term_13_reg_1491       |  32|   0|   32|          0|
    |product_term_14_reg_1496       |  32|   0|   32|          0|
    |product_term_1_reg_1426        |  32|   0|   32|          0|
    |product_term_2_reg_1461        |  32|   0|   32|          0|
    |product_term_3_reg_1466        |  32|   0|   32|          0|
    |product_term_4_reg_1431        |  32|   0|   32|          0|
    |product_term_5_reg_1436        |  32|   0|   32|          0|
    |product_term_6_reg_1471        |  32|   0|   32|          0|
    |product_term_7_reg_1476        |  32|   0|   32|          0|
    |product_term_8_reg_1441        |  32|   0|   32|          0|
    |product_term_9_reg_1446        |  32|   0|   32|          0|
    |product_term_reg_1421          |  32|   0|   32|          0|
    |product_term_s_reg_1481        |  32|   0|   32|          0|
    |result_10_reg_1556             |  32|   0|   32|          0|
    |result_11_reg_1561             |  32|   0|   32|          0|
    |result_12_reg_1566             |  32|   0|   32|          0|
    |result_13_reg_1571             |  32|   0|   32|          0|
    |result_14_reg_1576             |  32|   0|   32|          0|
    |result_1_reg_1506              |  32|   0|   32|          0|
    |result_2_reg_1511              |  32|   0|   32|          0|
    |result_3_reg_1516              |  32|   0|   32|          0|
    |result_4_reg_1521              |  32|   0|   32|          0|
    |result_5_reg_1526              |  32|   0|   32|          0|
    |result_6_reg_1531              |  32|   0|   32|          0|
    |result_7_reg_1536              |  32|   0|   32|          0|
    |result_8_reg_1541              |  32|   0|   32|          0|
    |result_9_reg_1546              |  32|   0|   32|          0|
    |result_reg_1501                |  32|   0|   32|          0|
    |result_s_reg_1551              |  32|   0|   32|          0|
    |tmp_20_reg_1056                |   2|   0|    2|          0|
    |tmp_4_reg_1023                 |   2|   0|    2|          0|
    |tmp_8_reg_1090                 |   5|   0|    7|          2|
    |exitcond_flatten1_reg_1066     |   0|   3|    1|          0|
    |product_term_10_reg_1486       |   0|  64|   32|          0|
    |product_term_11_reg_1451       |   0|  64|   32|          0|
    |product_term_12_reg_1456       |   0|  64|   32|          0|
    |product_term_13_reg_1491       |   0|  96|   32|          0|
    |product_term_14_reg_1496       |   0|  96|   32|          0|
    |product_term_1_reg_1426        |   0|  32|   32|          0|
    |product_term_2_reg_1461        |   0|  32|   32|          0|
    |product_term_3_reg_1466        |   0|  32|   32|          0|
    |product_term_4_reg_1431        |   0|  32|   32|          0|
    |product_term_5_reg_1436        |   0|  32|   32|          0|
    |product_term_6_reg_1471        |   0|  32|   32|          0|
    |product_term_7_reg_1476        |   0|  64|   32|          0|
    |product_term_8_reg_1441        |   0|  64|   32|          0|
    |product_term_9_reg_1446        |   0|  64|   32|          0|
    |product_term_s_reg_1481        |   0|  64|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          |2249| 835| 2732|          2|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |  mmult_accel | return value |
|ap_rst_n      |  in |    1| ap_ctrl_hs |  mmult_accel | return value |
|ap_start      |  in |    1| ap_ctrl_hs |  mmult_accel | return value |
|ap_done       | out |    1| ap_ctrl_hs |  mmult_accel | return value |
|ap_idle       | out |    1| ap_ctrl_hs |  mmult_accel | return value |
|ap_ready      | out |    1| ap_ctrl_hs |  mmult_accel | return value |
|in_A_dout     |  in |   32|   ap_fifo  |     in_A     |    pointer   |
|in_A_empty_n  |  in |    1|   ap_fifo  |     in_A     |    pointer   |
|in_A_read     | out |    1|   ap_fifo  |     in_A     |    pointer   |
|in_B_dout     |  in |   32|   ap_fifo  |     in_B     |    pointer   |
|in_B_empty_n  |  in |    1|   ap_fifo  |     in_B     |    pointer   |
|in_B_read     | out |    1|   ap_fifo  |     in_B     |    pointer   |
|out_C_din     | out |   32|   ap_fifo  |     out_C    |    pointer   |
|out_C_full_n  |  in |    1|   ap_fifo  |     out_C    |    pointer   |
|out_C_write   | out |    1|   ap_fifo  |     out_C    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

