

================================================================
== Vitis HLS Report for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1'
================================================================
* Date:           Fri Dec 16 14:07:27 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       42|  0.120 us|  0.420 us|   12|   42|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_205_1  |       10|       40|        11|          2|          1|  1 ~ 16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     192|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     187|    -|
|Register         |        -|     -|     193|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     193|     411|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |DwIndex_2_fu_190_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln207_fu_222_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln208_fu_212_p2        |         +|   0|  0|  22|          15|          15|
    |add_ln209_fu_290_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln210_fu_301_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln211_fu_323_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln212_fu_333_p2        |         +|   0|  0|  14|           7|           4|
    |add_ln213_fu_312_p2        |         +|   0|  0|  14|           7|           3|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln205_fu_184_p2       |      icmp|   0|  0|   9|           5|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 192|         128|         109|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |DwIndex_fu_92                     |   9|          2|    5|         10|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_DwIndex_1        |   9|          2|    5|         10|
    |canIndex_fu_96                    |   9|          2|    7|         14|
    |can_frame_address0                |  14|          3|    7|         21|
    |can_frame_address1                |  14|          3|    7|         21|
    |can_frame_d0                      |  14|          3|    8|         24|
    |can_frame_d1                      |  14|          3|    8|         24|
    |clu_addr_blk_n_AR                 |   9|          2|    1|          2|
    |clu_addr_blk_n_R                  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 187|         41|   58|        147|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DwIndex_fu_92                     |   5|   0|    5|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |canIndex_fu_96                    |   7|   0|    7|          0|
    |canIndex_load_reg_387             |   7|   0|    7|          0|
    |clu_addr_addr_reg_361             |  64|   0|   64|          0|
    |icmp_ln205_reg_357                |   1|   0|    1|          0|
    |trunc_ln20_reg_367                |   8|   0|    8|          0|
    |trunc_ln212_reg_382               |   8|   0|    8|          0|
    |trunc_ln21_reg_372                |   8|   0|    8|          0|
    |trunc_ln22_reg_377                |   8|   0|    8|          0|
    |icmp_ln205_reg_357                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 193|  32|  130|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1|  return value|
|m_axi_clu_addr_AWVALID   |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWREADY   |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWADDR    |  out|   64|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWID      |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWLEN     |  out|   32|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWSIZE    |  out|    3|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWBURST   |  out|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWLOCK    |  out|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWCACHE   |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWPROT    |  out|    3|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWQOS     |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWREGION  |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_AWUSER    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WVALID    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WREADY    |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WDATA     |  out|   32|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WSTRB     |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WLAST     |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WID       |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_WUSER     |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARVALID   |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARREADY   |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARADDR    |  out|   64|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARID      |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARLEN     |  out|   32|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARSIZE    |  out|    3|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARBURST   |  out|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARLOCK    |  out|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARCACHE   |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARPROT    |  out|    3|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARQOS     |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARREGION  |  out|    4|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_ARUSER    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RVALID    |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RREADY    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RDATA     |   in|   32|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RLAST     |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RID       |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RFIFONUM  |   in|    9|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RUSER     |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_RRESP     |   in|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BVALID    |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BREADY    |  out|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BRESP     |   in|    2|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BID       |   in|    1|       m_axi|                                     clu_addr|       pointer|
|m_axi_clu_addr_BUSER     |   in|    1|       m_axi|                                     clu_addr|       pointer|
|add_ln205_1              |   in|    5|     ap_none|                                  add_ln205_1|        scalar|
|add115                   |   in|   15|     ap_none|                                       add115|        scalar|
|canbase                  |   in|   64|     ap_none|                                      canbase|        scalar|
|can_frame_address0       |  out|    7|   ap_memory|                                    can_frame|         array|
|can_frame_ce0            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_we0            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_d0             |  out|    8|   ap_memory|                                    can_frame|         array|
|can_frame_address1       |  out|    7|   ap_memory|                                    can_frame|         array|
|can_frame_ce1            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_we1            |  out|    1|   ap_memory|                                    can_frame|         array|
|can_frame_d1             |  out|    8|   ap_memory|                                    can_frame|         array|
+-------------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.92>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%DwIndex = alloca i32 1"   --->   Operation 14 'alloca' 'DwIndex' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%canIndex = alloca i32 1"   --->   Operation 15 'alloca' 'canIndex' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clu_addr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_25, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%canbase_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %canbase"   --->   Operation 17 'read' 'canbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add115_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %add115"   --->   Operation 18 'read' 'add115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add_ln205_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln205_1"   --->   Operation 19 'read' 'add_ln205_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 8, i7 %canIndex"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %DwIndex"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%DwIndex_1 = load i5 %DwIndex" [can.c:208]   --->   Operation 23 'load' 'DwIndex_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.75ns)   --->   "%icmp_ln205 = icmp_eq  i5 %DwIndex_1, i5 %add_ln205_1_read" [can.c:205]   --->   Operation 25 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 0"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.78ns)   --->   "%DwIndex_2 = add i5 %DwIndex_1, i5 1" [can.c:214]   --->   Operation 27 'add' 'DwIndex_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %for.inc.split, void %for.end.loopexit.exitStub" [can.c:205]   --->   Operation 28 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i5 %DwIndex_1" [can.c:208]   --->   Operation 29 'trunc' 'trunc_ln208' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln208, i2 0" [can.c:208]   --->   Operation 30 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i6 %shl_ln3" [can.c:208]   --->   Operation 31 'zext' 'zext_ln208' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.84ns)   --->   "%add_ln208 = add i15 %zext_ln208, i15 %add115_read" [can.c:208]   --->   Operation 32 'add' 'add_ln208' <Predicate = (!icmp_ln205)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i15 %add_ln208" [can.c:207]   --->   Operation 33 'zext' 'zext_ln207' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.08ns)   --->   "%add_ln207 = add i64 %zext_ln207, i64 %canbase_read" [can.c:207]   --->   Operation 34 'add' 'add_ln207' <Predicate = (!icmp_ln205)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln207, i32 2, i32 63" [can.c:207]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln207 = sext i62 %trunc_ln" [can.c:207]   --->   Operation 36 'sext' 'sext_ln207' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%clu_addr_addr = getelementptr i32 %clu_addr, i64 %sext_ln207" [can.c:207]   --->   Operation 37 'getelementptr' 'clu_addr_addr' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln205 = store i5 %DwIndex_2, i5 %DwIndex" [can.c:205]   --->   Operation 38 'store' 'store_ln205' <Predicate = (!icmp_ln205)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 39 [7/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 39 'readreq' 'data_1_req' <Predicate = (!icmp_ln205)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 40 [6/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 40 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 41 [5/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 41 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 42 [4/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 42 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 43 [3/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 43 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 44 [2/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 44 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 45 [1/7] (7.30ns)   --->   "%data_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %clu_addr_addr, i32 1" [can.c:207]   --->   Operation 45 'readreq' 'data_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 46 [1/1] (7.30ns)   --->   "%data = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %clu_addr_addr" [can.c:207]   --->   Operation 46 'read' 'data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 24, i32 31" [can.c:209]   --->   Operation 47 'partselect' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln21 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 16, i32 23" [can.c:210]   --->   Operation 48 'partselect' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln22 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 8, i32 15" [can.c:211]   --->   Operation 49 'partselect' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln212 = trunc i32 %data" [can.c:212]   --->   Operation 50 'trunc' 'trunc_ln212' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln205)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.45>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%canIndex_load = load i7 %canIndex" [can.c:209]   --->   Operation 51 'load' 'canIndex_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.77ns)   --->   "%add_ln209 = add i7 %canIndex_load, i7 12" [can.c:209]   --->   Operation 52 'add' 'add_ln209' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i7 %add_ln209" [can.c:209]   --->   Operation 53 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%can_frame_addr = getelementptr i8 %can_frame, i64 0, i64 %zext_ln209" [can.c:209]   --->   Operation 54 'getelementptr' 'can_frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.67ns)   --->   "%store_ln209 = store i8 %trunc_ln20, i7 %can_frame_addr" [can.c:209]   --->   Operation 55 'store' 'store_ln209' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 56 [1/1] (0.77ns)   --->   "%add_ln210 = add i7 %canIndex_load, i7 13" [can.c:210]   --->   Operation 56 'add' 'add_ln210' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i7 %add_ln210" [can.c:210]   --->   Operation 57 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%can_frame_addr_4 = getelementptr i8 %can_frame, i64 0, i64 %zext_ln210" [can.c:210]   --->   Operation 58 'getelementptr' 'can_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.67ns)   --->   "%store_ln210 = store i8 %trunc_ln21, i7 %can_frame_addr_4" [can.c:210]   --->   Operation 59 'store' 'store_ln210' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 60 [1/1] (0.77ns)   --->   "%add_ln213 = add i7 %canIndex_load, i7 4" [can.c:213]   --->   Operation 60 'add' 'add_ln213' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln205 = store i7 %add_ln213, i7 %canIndex" [can.c:205]   --->   Operation 61 'store' 'store_ln205' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [can.c:146]   --->   Operation 62 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.77ns)   --->   "%add_ln211 = add i7 %canIndex_load, i7 14" [can.c:211]   --->   Operation 63 'add' 'add_ln211' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i7 %add_ln211" [can.c:211]   --->   Operation 64 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%can_frame_addr_5 = getelementptr i8 %can_frame, i64 0, i64 %zext_ln211" [can.c:211]   --->   Operation 65 'getelementptr' 'can_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.67ns)   --->   "%store_ln211 = store i8 %trunc_ln22, i7 %can_frame_addr_5" [can.c:211]   --->   Operation 66 'store' 'store_ln211' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 67 [1/1] (0.77ns)   --->   "%add_ln212 = add i7 %canIndex_load, i7 15" [can.c:212]   --->   Operation 67 'add' 'add_ln212' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i7 %add_ln212" [can.c:212]   --->   Operation 68 'zext' 'zext_ln212' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [1/1] (0.00ns)   --->   "%can_frame_addr_6 = getelementptr i8 %can_frame, i64 0, i64 %zext_ln212" [can.c:212]   --->   Operation 69 'getelementptr' 'can_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 70 [1/1] (0.67ns)   --->   "%store_ln212 = store i8 %trunc_ln212, i7 %can_frame_addr_6" [can.c:212]   --->   Operation 70 'store' 'store_ln212' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln205 = br void %for.inc" [can.c:205]   --->   Operation 71 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln205_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add115]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ canbase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ clu_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ can_frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
DwIndex            (alloca           ) [ 010000000000]
canIndex           (alloca           ) [ 011111111110]
specinterface_ln0  (specinterface    ) [ 000000000000]
canbase_read       (read             ) [ 000000000000]
add115_read        (read             ) [ 000000000000]
add_ln205_1_read   (read             ) [ 000000000000]
store_ln0          (store            ) [ 000000000000]
store_ln0          (store            ) [ 000000000000]
br_ln0             (br               ) [ 000000000000]
DwIndex_1          (load             ) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
icmp_ln205         (icmp             ) [ 011111111100]
empty              (speclooptripcount) [ 000000000000]
DwIndex_2          (add              ) [ 000000000000]
br_ln205           (br               ) [ 000000000000]
trunc_ln208        (trunc            ) [ 000000000000]
shl_ln3            (bitconcatenate   ) [ 000000000000]
zext_ln208         (zext             ) [ 000000000000]
add_ln208          (add              ) [ 000000000000]
zext_ln207         (zext             ) [ 000000000000]
add_ln207          (add              ) [ 000000000000]
trunc_ln           (partselect       ) [ 000000000000]
sext_ln207         (sext             ) [ 000000000000]
clu_addr_addr      (getelementptr    ) [ 011111111100]
store_ln205        (store            ) [ 000000000000]
data_1_req         (readreq          ) [ 000000000000]
data               (read             ) [ 000000000000]
trunc_ln20         (partselect       ) [ 001000000010]
trunc_ln21         (partselect       ) [ 001000000010]
trunc_ln22         (partselect       ) [ 011000000011]
trunc_ln212        (trunc            ) [ 011000000011]
canIndex_load      (load             ) [ 010000000001]
add_ln209          (add              ) [ 000000000000]
zext_ln209         (zext             ) [ 000000000000]
can_frame_addr     (getelementptr    ) [ 000000000000]
store_ln209        (store            ) [ 000000000000]
add_ln210          (add              ) [ 000000000000]
zext_ln210         (zext             ) [ 000000000000]
can_frame_addr_4   (getelementptr    ) [ 000000000000]
store_ln210        (store            ) [ 000000000000]
add_ln213          (add              ) [ 000000000000]
store_ln205        (store            ) [ 000000000000]
specloopname_ln146 (specloopname     ) [ 000000000000]
add_ln211          (add              ) [ 000000000000]
zext_ln211         (zext             ) [ 000000000000]
can_frame_addr_5   (getelementptr    ) [ 000000000000]
store_ln211        (store            ) [ 000000000000]
add_ln212          (add              ) [ 000000000000]
zext_ln212         (zext             ) [ 000000000000]
can_frame_addr_6   (getelementptr    ) [ 000000000000]
store_ln212        (store            ) [ 000000000000]
br_ln205           (br               ) [ 000000000000]
ret_ln0            (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln205_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln205_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add115">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add115"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="canbase">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canbase"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="clu_addr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clu_addr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="can_frame">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_frame"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="DwIndex_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="DwIndex/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="canIndex_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="canIndex/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="canbase_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="canbase_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add115_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="15" slack="0"/>
<pin id="108" dir="0" index="1" bw="15" slack="0"/>
<pin id="109" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add115_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln205_1_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="5" slack="0"/>
<pin id="115" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln205_1_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_readreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="1"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data_1_req/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="data_read_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="8"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data/9 "/>
</bind>
</comp>

<comp id="130" class="1004" name="can_frame_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="7" slack="0"/>
<pin id="134" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="1"/>
<pin id="140" dir="0" index="2" bw="0" slack="0"/>
<pin id="142" dir="0" index="4" bw="7" slack="1"/>
<pin id="143" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="144" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="145" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln209/10 store_ln210/10 store_ln211/11 store_ln212/11 "/>
</bind>
</comp>

<comp id="147" class="1004" name="can_frame_addr_4_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_4/10 "/>
</bind>
</comp>

<comp id="155" class="1004" name="can_frame_addr_5_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="7" slack="0"/>
<pin id="159" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_5/11 "/>
</bind>
</comp>

<comp id="163" class="1004" name="can_frame_addr_6_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_6/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="7" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln0_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="DwIndex_1_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="DwIndex_1/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln205_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="0"/>
<pin id="186" dir="0" index="1" bw="5" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln205/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="DwIndex_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="DwIndex_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="trunc_ln208_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="5" slack="0"/>
<pin id="198" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln208/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="shl_ln3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="4" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln208_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln208_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="6" slack="0"/>
<pin id="214" dir="0" index="1" bw="15" slack="0"/>
<pin id="215" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln207_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="15" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln207/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln207_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln207/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="trunc_ln_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="62" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="0" index="2" bw="3" slack="0"/>
<pin id="232" dir="0" index="3" bw="7" slack="0"/>
<pin id="233" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sext_ln207_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="62" slack="0"/>
<pin id="240" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln207/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="clu_addr_addr_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="64" slack="0"/>
<pin id="245" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="clu_addr_addr/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln205_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="5" slack="0"/>
<pin id="250" dir="0" index="1" bw="5" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln20_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="0" index="3" bw="6" slack="0"/>
<pin id="258" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln20/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="trunc_ln21_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="0" index="3" bw="6" slack="0"/>
<pin id="268" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln21/9 "/>
</bind>
</comp>

<comp id="273" class="1004" name="trunc_ln22_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="0" index="3" bw="5" slack="0"/>
<pin id="278" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln212_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln212/9 "/>
</bind>
</comp>

<comp id="287" class="1004" name="canIndex_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="9"/>
<pin id="289" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="canIndex_load/10 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln209_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="5" slack="0"/>
<pin id="293" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/10 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln209_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="7" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/10 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln210_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="5" slack="0"/>
<pin id="304" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/10 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln210_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/10 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln213_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/10 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln205_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="0" index="1" bw="7" slack="9"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln211_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="1"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln211/11 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln211_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/11 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln212_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="1"/>
<pin id="335" dir="0" index="1" bw="5" slack="0"/>
<pin id="336" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln212/11 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln212_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln212/11 "/>
</bind>
</comp>

<comp id="343" class="1005" name="DwIndex_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="DwIndex "/>
</bind>
</comp>

<comp id="350" class="1005" name="canIndex_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="0"/>
<pin id="352" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="canIndex "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln205_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln205 "/>
</bind>
</comp>

<comp id="361" class="1005" name="clu_addr_addr_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="1"/>
<pin id="363" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="clu_addr_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="trunc_ln20_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln20 "/>
</bind>
</comp>

<comp id="372" class="1005" name="trunc_ln21_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="1"/>
<pin id="374" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln21 "/>
</bind>
</comp>

<comp id="377" class="1005" name="trunc_ln22_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="2"/>
<pin id="379" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="382" class="1005" name="trunc_ln212_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="2"/>
<pin id="384" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln212 "/>
</bind>
</comp>

<comp id="387" class="1005" name="canIndex_load_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="1"/>
<pin id="389" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="canIndex_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="64" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="48" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="130" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="48" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="48" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="181" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="112" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="181" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="181" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="106" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="100" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="56" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="60" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="241"><net_src comp="228" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="6" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="190" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="66" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="125" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="68" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="70" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="269"><net_src comp="66" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="270"><net_src comp="125" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="272"><net_src comp="72" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="279"><net_src comp="66" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="125" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="74" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="76" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="125" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="78" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="305"><net_src comp="287" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="80" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="316"><net_src comp="287" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="82" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="88" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="337"><net_src comp="90" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="346"><net_src comp="92" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="353"><net_src comp="96" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="356"><net_src comp="350" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="360"><net_src comp="184" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="242" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="370"><net_src comp="253" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="137" pin=4"/></net>

<net id="375"><net_src comp="263" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="380"><net_src comp="273" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="137" pin=4"/></net>

<net id="385"><net_src comp="283" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="390"><net_src comp="287" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="333" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: clu_addr | {}
	Port: can_frame | {10 11 }
 - Input state : 
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 : add_ln205_1 | {1 }
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 : add115 | {1 }
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 : canbase | {1 }
	Port: recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 : clu_addr | {2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		DwIndex_1 : 1
		icmp_ln205 : 2
		DwIndex_2 : 2
		br_ln205 : 3
		trunc_ln208 : 2
		shl_ln3 : 3
		zext_ln208 : 4
		add_ln208 : 5
		zext_ln207 : 6
		add_ln207 : 7
		trunc_ln : 8
		sext_ln207 : 9
		clu_addr_addr : 10
		store_ln205 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		add_ln209 : 1
		zext_ln209 : 2
		can_frame_addr : 3
		store_ln209 : 4
		add_ln210 : 1
		zext_ln210 : 2
		can_frame_addr_4 : 3
		store_ln210 : 4
		add_ln213 : 1
		store_ln205 : 2
	State 11
		zext_ln211 : 1
		can_frame_addr_5 : 2
		store_ln211 : 3
		zext_ln212 : 1
		can_frame_addr_6 : 2
		store_ln212 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |       DwIndex_2_fu_190       |    0    |    12   |
|          |       add_ln208_fu_212       |    0    |    22   |
|          |       add_ln207_fu_222       |    0    |    71   |
|    add   |       add_ln209_fu_290       |    0    |    14   |
|          |       add_ln210_fu_301       |    0    |    14   |
|          |       add_ln213_fu_312       |    0    |    14   |
|          |       add_ln211_fu_323       |    0    |    14   |
|          |       add_ln212_fu_333       |    0    |    14   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln205_fu_184      |    0    |    9    |
|----------|------------------------------|---------|---------|
|          |   canbase_read_read_fu_100   |    0    |    0    |
|   read   |    add115_read_read_fu_106   |    0    |    0    |
|          | add_ln205_1_read_read_fu_112 |    0    |    0    |
|          |       data_read_fu_125       |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_118      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |      trunc_ln208_fu_196      |    0    |    0    |
|          |      trunc_ln212_fu_283      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|        shl_ln3_fu_200        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln208_fu_208      |    0    |    0    |
|          |       zext_ln207_fu_218      |    0    |    0    |
|   zext   |       zext_ln209_fu_296      |    0    |    0    |
|          |       zext_ln210_fu_307      |    0    |    0    |
|          |       zext_ln211_fu_328      |    0    |    0    |
|          |       zext_ln212_fu_338      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        trunc_ln_fu_228       |    0    |    0    |
|partselect|       trunc_ln20_fu_253      |    0    |    0    |
|          |       trunc_ln21_fu_263      |    0    |    0    |
|          |       trunc_ln22_fu_273      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln207_fu_238      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   184   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   DwIndex_reg_343   |    5   |
|canIndex_load_reg_387|    7   |
|   canIndex_reg_350  |    7   |
|clu_addr_addr_reg_361|   32   |
|  icmp_ln205_reg_357 |    1   |
|  trunc_ln20_reg_367 |    8   |
| trunc_ln212_reg_382 |    8   |
|  trunc_ln21_reg_372 |    8   |
|  trunc_ln22_reg_377 |    8   |
+---------------------+--------+
|        Total        |   84   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_137 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_137 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_137 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_137 |  p4  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   44   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   184  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   84   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   84   |   220  |
+-----------+--------+--------+--------+
