Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/152/cs64/lab4/lab4/numpad_decoder_tb_isim_beh.exe -prj C:/Users/152/cs64/lab4/lab4/numpad_decoder_tb_beh.prj work.numpad_decoder_tb work.glbl 
ISim P.68d (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/152/cs64/lab4/lab4/numpad_decoder.v" into library work
Analyzing Verilog file "C:/Users/152/cs64/lab4/lab4/numpad_decoder_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/152/cs64/lab4/lab4/numpad_decoder_tb.v" Line 38: Size mismatch in connection of port <Row>. Formal port size is 4-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module numpad_decoder
Compiling module numpad_decoder_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Users/152/cs64/lab4/lab4/numpad_decoder_tb_isim_beh.exe
Fuse Memory Usage: 27204 KB
Fuse CPU Usage: 530 ms
