// Seed: 755131889
module module_0 ();
  wand id_1;
  wor  id_2;
  id_3(
      id_4 == -1, id_4, 1, id_2, "" + 1, 1'h0, (id_2), 1, id_1
  );
  logic [7:0] id_5;
  assign module_1.id_3 = 0;
  assign id_4 = id_5[1];
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    input  uwire id_2,
    input  tri   id_3
);
  always id_1 = 1;
  assign id_1 = -1;
  tri1 id_5;
  id_6(
      id_3
  );
  assign id_1 = id_3;
  wire id_7;
  module_0 modCall_1 ();
  assign id_5 = -1;
endmodule
