<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p410" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_410{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_410{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_410{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_410{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.72px;}
#t5_410{left:274px;bottom:1086px;}
#t6_410{left:287px;bottom:1088px;}
#t7_410{left:299px;bottom:1086px;}
#t8_410{left:313px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#t9_410{left:69px;bottom:1071px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#ta_410{left:275px;bottom:1070px;}
#tb_410{left:288px;bottom:1071px;}
#tc_410{left:300px;bottom:1070px;}
#td_410{left:314px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#te_410{left:69px;bottom:1054px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#tf_410{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_410{left:69px;bottom:1003px;}
#th_410{left:95px;bottom:1007px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_410{left:69px;bottom:980px;}
#tj_410{left:95px;bottom:984px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tk_410{left:69px;bottom:957px;}
#tl_410{left:95px;bottom:961px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tm_410{left:69px;bottom:935px;}
#tn_410{left:95px;bottom:938px;letter-spacing:-0.15px;word-spacing:-1.26px;}
#to_410{left:95px;bottom:921px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tp_410{left:69px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tq_410{left:69px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tr_410{left:69px;bottom:557px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#ts_410{left:69px;bottom:540px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_410{left:69px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_410{left:69px;bottom:499px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#tv_410{left:69px;bottom:474px;letter-spacing:-0.13px;}
#tw_410{left:95px;bottom:474px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_410{left:95px;bottom:457px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ty_410{left:69px;bottom:433px;letter-spacing:-0.14px;}
#tz_410{left:95px;bottom:433px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_410{left:69px;bottom:408px;letter-spacing:-0.14px;}
#t11_410{left:95px;bottom:408px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t12_410{left:95px;bottom:392px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t13_410{left:69px;bottom:367px;letter-spacing:-0.13px;}
#t14_410{left:95px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t15_410{left:95px;bottom:350px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t16_410{left:69px;bottom:326px;letter-spacing:-0.14px;}
#t17_410{left:95px;bottom:326px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t18_410{left:95px;bottom:309px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_410{left:69px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_410{left:69px;bottom:269px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t1b_410{left:69px;bottom:253px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_410{left:404px;bottom:253px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1d_410{left:540px;bottom:253px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1e_410{left:69px;bottom:236px;letter-spacing:-0.16px;word-spacing:-1.17px;}
#t1f_410{left:69px;bottom:219px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_410{left:69px;bottom:195px;letter-spacing:-0.13px;word-spacing:-0.97px;}
#t1h_410{left:69px;bottom:178px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1i_410{left:69px;bottom:153px;letter-spacing:-0.13px;}
#t1j_410{left:95px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1k_410{left:69px;bottom:129px;letter-spacing:-0.14px;}
#t1l_410{left:95px;bottom:129px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1m_410{left:192px;bottom:627px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1n_410{left:284px;bottom:627px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1o_410{left:577px;bottom:706px;letter-spacing:0.02px;word-spacing:-0.26px;}
#t1p_410{left:544px;bottom:736px;letter-spacing:-0.03px;word-spacing:0.2px;}
#t1q_410{left:239px;bottom:674px;letter-spacing:-0.07px;word-spacing:0.31px;}

.s1_410{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_410{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_410{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_410{font-size:17px;font-family:Symbol_b5z;color:#000;}
.s5_410{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_410{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_410{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_410{font-size:13px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts410" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg410Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg410" style="-webkit-user-select: none;"><object width="935" height="1210" data="410/410.svg" type="image/svg+xml" id="pdf410" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_410" class="t s1_410">17-4 </span><span id="t2_410" class="t s1_410">Vol. 1 </span>
<span id="t3_410" class="t s2_410">CONTROL-FLOW ENFORCEMENT TECHNOLOGY (CET) </span>
<span id="t4_410" class="t s3_410">IA32_PLx_SSP MSR (where 0 </span><span id="t5_410" class="t s4_410">≤ </span><span id="t6_410" class="t s3_410">x </span><span id="t7_410" class="t s4_410">≤ </span><span id="t8_410" class="t s3_410">2). The WRMSR and XRSTORS instructions require the address specified in the </span>
<span id="t9_410" class="t s3_410">IA32_PLx_SSP MSR (where 0 </span><span id="ta_410" class="t s4_410">≤ </span><span id="tb_410" class="t s3_410">x </span><span id="tc_410" class="t s4_410">≤ </span><span id="td_410" class="t s3_410">2) to be 4 byte aligned; otherwise, the instruction causes a general protection </span>
<span id="te_410" class="t s3_410">exception (#GP(0)). </span>
<span id="tf_410" class="t s3_410">The supervisor shadow stack token is a 64-bit value formulated as follows. </span>
<span id="tg_410" class="t s5_410">• </span><span id="th_410" class="t s3_410">Bit 63:3: Bits 63:3 of the linear address of the supervisor shadow stack token. </span>
<span id="ti_410" class="t s5_410">• </span><span id="tj_410" class="t s3_410">Bit 2: Reserved. Must be zero. </span>
<span id="tk_410" class="t s5_410">• </span><span id="tl_410" class="t s3_410">Bit 1: Reserved. Must be zero. </span>
<span id="tm_410" class="t s5_410">• </span><span id="tn_410" class="t s3_410">Bit 0: Busy bit. If 0, indicates this shadow stack is not active on any logical processor. If 1, indicates this shadow </span>
<span id="to_410" class="t s3_410">stack is currently active on one of the logical processors. </span>
<span id="tp_410" class="t s3_410">The following figure illustrates a supervisor shadow stack with a supervisor shadow stack token located at its base. </span>
<span id="tq_410" class="t s3_410">If the far CALL or event delivery will push a 24-byte stack frame after the token is acquired, the 8-byte supervisor </span>
<span id="tr_410" class="t s3_410">shadow stack token and the stack frame must be fully contained within a 32-byte region that is aligned to 32-bytes </span>
<span id="ts_410" class="t s3_410">on the shadow stack. If they are not, a general-protection exception (#GP(0)) occurs. </span>
<span id="tt_410" class="t s3_410">The processor does the following checks prior to switching to a supervisor shadow stack programmed into the </span>
<span id="tu_410" class="t s3_410">IA32_PLx_SSP MSR. These steps are performed atomically. </span>
<span id="tv_410" class="t s3_410">1. </span><span id="tw_410" class="t s3_410">Load the supervisor shadow stack token from the address specified in the IA32_PLx_SSP MSR using a locked </span>
<span id="tx_410" class="t s3_410">shadow-stack store. </span>
<span id="ty_410" class="t s3_410">2. </span><span id="tz_410" class="t s3_410">Check if the busy bit in the token is 0; reserved bits must be 0. </span>
<span id="t10_410" class="t s3_410">3. </span><span id="t11_410" class="t s3_410">Check if the address programmed in the MSR matches the address in the supervisor shadow stack token; </span>
<span id="t12_410" class="t s3_410">reserved bits must be 0. </span>
<span id="t13_410" class="t s3_410">4. </span><span id="t14_410" class="t s3_410">If checks 2 and 3 are successful, then set the busy bit in the token using an unlocking shadow-stack store and </span>
<span id="t15_410" class="t s3_410">switching the SSP to the value specified in the IA32_PLx_SSP MSR. </span>
<span id="t16_410" class="t s3_410">5. </span><span id="t17_410" class="t s3_410">If checks 2 or 3 fail, write back the value read at step 1 using an unlocking shadow-stack store (the busy bit is </span>
<span id="t18_410" class="t s3_410">not set) and raise a #GP(0) exception. </span>
<span id="t19_410" class="t s3_410">If the far CALL or event delivery pushes a stack frame after the token is acquired and any of the pushes causes a </span>
<span id="t1a_410" class="t s3_410">fault or VM exit, the processor will revert to the old shadow stack and the busy bit in the new shadow stack's token </span>
<span id="t1b_410" class="t s3_410">remains set. The new shadow stack is said to be </span><span id="t1c_410" class="t s6_410">prematurely busy</span><span id="t1d_410" class="t s3_410">. Software should enable supervisor shadow </span>
<span id="t1e_410" class="t s3_410">stacks only if it is certain that this situation cannot occur. If CPUID.(EAX=07H,ECX=1H):EDX[bit 18] is enumerated </span>
<span id="t1f_410" class="t s3_410">as 1, it is sufficient for an operating system to ensure that none of the pushes can cause a page fault. </span>
<span id="t1g_410" class="t s3_410">On a far RET to a lesser privilege level or on an IRET that switches shadow stack, the instruction clears the busy bit </span>
<span id="t1h_410" class="t s3_410">in the shadow stack token as follows. These steps are also performed atomically. </span>
<span id="t1i_410" class="t s3_410">1. </span><span id="t1j_410" class="t s3_410">Load the supervisor shadow stack token from the SSP using a locked shadow-stack load. </span>
<span id="t1k_410" class="t s3_410">2. </span><span id="t1l_410" class="t s3_410">Check if the busy bit in the token is 1; reserved bits must be 0. </span>
<span id="t1m_410" class="t s7_410">Figure 17-1. </span><span id="t1n_410" class="t s7_410">Supervisor Shadow Stack with a Supervisor Shadow Stack Token </span>
<span id="t1o_410" class="t s8_410">0xFF8 | busy </span>
<span id="t1p_410" class="t s8_410">&lt;Next push saves here&gt; </span>
<span id="t1q_410" class="t s8_410">IA32_PLx_SSP = 0xFF8 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
