Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Mon Nov 23 19:14:18 2015
| Host         : MuseOfSpace running 64-bit Linux Mint 17 Qiana
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file screen_top_timing_summary_routed.rpt -rpx screen_top_timing_summary_routed.rpx
| Design       : screen_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.083     -355.402                    384                 2995        0.186        0.000                      0                 2995        3.000        0.000                       0                   438  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout1    {0.000 10.000}     20.000          50.000          
  clkout2    {0.000 20.000}     40.000          25.000          
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.989        0.000                      0                   63        0.186        0.000                      0                   63        3.000        0.000                       0                   125  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           8.284        0.000                      0                    3        0.461        0.000                      0                    3        4.500        0.000                       0                     4  
  clkout3          60.596        0.000                      0                 2228        0.375        0.000                      0                 2228       38.750        0.000                       0                   306  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout3       sys_clk_pin        -2.083     -355.402                    384                  700        0.652        0.000                      0                  700  
sys_clk_pin   clkout3             3.228        0.000                      0                    4        1.190        0.000                      0                    4  
clkout0       clkout3             5.745        0.000                      0                    1        1.007        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.075ns (22.731%)  route 3.654ns (77.269%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.705     5.063    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.419     5.482 r  vga/myvgatimer/xy/x_reg[1]/Q
                         net (fo=5, routed)           1.022     6.504    vga/myvgatimer/xy/x[1]
    SLICE_X89Y118        LUT5 (Prop_lut5_I1_O)        0.329     6.833 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           1.842     8.676    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X89Y128        LUT5 (Prop_lut5_I4_O)        0.327     9.003 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.790     9.792    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X87Y128        FDRE                                         r  vga/myvgatimer/xy/y_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.584    14.769    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X87Y128        FDRE                                         r  vga/myvgatimer/xy/y_reg[6]/C
                         clock pessimism              0.252    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X87Y128        FDRE (Setup_fdre_C_CE)      -0.205    14.781    vga/myvgatimer/xy/y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                          -9.792    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.075ns (23.961%)  route 3.411ns (76.039%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.705     5.063    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.419     5.482 r  vga/myvgatimer/xy/x_reg[1]/Q
                         net (fo=5, routed)           1.022     6.504    vga/myvgatimer/xy/x[1]
    SLICE_X89Y118        LUT5 (Prop_lut5_I1_O)        0.329     6.833 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           1.842     8.676    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X89Y128        LUT5 (Prop_lut5_I4_O)        0.327     9.003 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.547     9.550    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.585    14.770    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[4]/C
                         clock pessimism              0.252    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X88Y129        FDRE (Setup_fdre_C_CE)      -0.169    14.818    vga/myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.075ns (23.961%)  route 3.411ns (76.039%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.705     5.063    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.419     5.482 r  vga/myvgatimer/xy/x_reg[1]/Q
                         net (fo=5, routed)           1.022     6.504    vga/myvgatimer/xy/x[1]
    SLICE_X89Y118        LUT5 (Prop_lut5_I1_O)        0.329     6.833 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           1.842     8.676    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X89Y128        LUT5 (Prop_lut5_I4_O)        0.327     9.003 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.547     9.550    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.585    14.770    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[9]/C
                         clock pessimism              0.252    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X88Y129        FDRE (Setup_fdre_C_CE)      -0.169    14.818    vga/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.818    
                         arrival time                          -9.550    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.075ns (23.982%)  route 3.407ns (76.018%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.705     5.063    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.419     5.482 r  vga/myvgatimer/xy/x_reg[1]/Q
                         net (fo=5, routed)           1.022     6.504    vga/myvgatimer/xy/x[1]
    SLICE_X89Y118        LUT5 (Prop_lut5_I1_O)        0.329     6.833 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           1.842     8.676    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X89Y128        LUT5 (Prop_lut5_I4_O)        0.327     9.003 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.543     9.546    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y128        FDRE                                         r  vga/myvgatimer/xy/y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.584    14.769    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  vga/myvgatimer/xy/y_reg[7]/C
                         clock pessimism              0.252    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X88Y128        FDRE (Setup_fdre_C_CE)      -0.169    14.817    vga/myvgatimer/xy/y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.271ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.482ns  (logic 1.075ns (23.982%)  route 3.407ns (76.018%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.705     5.063    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.419     5.482 r  vga/myvgatimer/xy/x_reg[1]/Q
                         net (fo=5, routed)           1.022     6.504    vga/myvgatimer/xy/x[1]
    SLICE_X89Y118        LUT5 (Prop_lut5_I1_O)        0.329     6.833 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           1.842     8.676    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X89Y128        LUT5 (Prop_lut5_I4_O)        0.327     9.003 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.543     9.546    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X88Y128        FDRE                                         r  vga/myvgatimer/xy/y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.584    14.769    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X88Y128        FDRE                                         r  vga/myvgatimer/xy/y_reg[8]/C
                         clock pessimism              0.252    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X88Y128        FDRE (Setup_fdre_C_CE)      -0.169    14.817    vga/myvgatimer/xy/y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -9.546    
  -------------------------------------------------------------------
                         slack                                  5.271    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.075ns (24.977%)  route 3.229ns (75.023%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.705     5.063    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.419     5.482 r  vga/myvgatimer/xy/x_reg[1]/Q
                         net (fo=5, routed)           1.022     6.504    vga/myvgatimer/xy/x[1]
    SLICE_X89Y118        LUT5 (Prop_lut5_I1_O)        0.329     6.833 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           1.842     8.676    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X89Y128        LUT5 (Prop_lut5_I4_O)        0.327     9.003 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.365     9.367    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.585    14.770    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[0]/C
                         clock pessimism              0.252    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X89Y129        FDRE (Setup_fdre_C_CE)      -0.205    14.782    vga/myvgatimer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.075ns (24.977%)  route 3.229ns (75.023%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.705     5.063    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.419     5.482 r  vga/myvgatimer/xy/x_reg[1]/Q
                         net (fo=5, routed)           1.022     6.504    vga/myvgatimer/xy/x[1]
    SLICE_X89Y118        LUT5 (Prop_lut5_I1_O)        0.329     6.833 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           1.842     8.676    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X89Y128        LUT5 (Prop_lut5_I4_O)        0.327     9.003 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.365     9.367    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.585    14.770    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[1]/C
                         clock pessimism              0.252    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X89Y129        FDRE (Setup_fdre_C_CE)      -0.205    14.782    vga/myvgatimer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.075ns (24.977%)  route 3.229ns (75.023%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.705     5.063    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.419     5.482 r  vga/myvgatimer/xy/x_reg[1]/Q
                         net (fo=5, routed)           1.022     6.504    vga/myvgatimer/xy/x[1]
    SLICE_X89Y118        LUT5 (Prop_lut5_I1_O)        0.329     6.833 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           1.842     8.676    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X89Y128        LUT5 (Prop_lut5_I4_O)        0.327     9.003 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.365     9.367    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.585    14.770    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[2]/C
                         clock pessimism              0.252    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X89Y129        FDRE (Setup_fdre_C_CE)      -0.205    14.782    vga/myvgatimer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.075ns (24.977%)  route 3.229ns (75.023%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.705     5.063    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.419     5.482 r  vga/myvgatimer/xy/x_reg[1]/Q
                         net (fo=5, routed)           1.022     6.504    vga/myvgatimer/xy/x[1]
    SLICE_X89Y118        LUT5 (Prop_lut5_I1_O)        0.329     6.833 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           1.842     8.676    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X89Y128        LUT5 (Prop_lut5_I4_O)        0.327     9.003 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.365     9.367    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.585    14.770    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[3]/C
                         clock pessimism              0.252    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X89Y129        FDRE (Setup_fdre_C_CE)      -0.205    14.782    vga/myvgatimer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.415    

Slack (MET) :             5.415ns  (required time - arrival time)
  Source:                 vga/myvgatimer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.304ns  (logic 1.075ns (24.977%)  route 3.229ns (75.023%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.705     5.063    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.419     5.482 r  vga/myvgatimer/xy/x_reg[1]/Q
                         net (fo=5, routed)           1.022     6.504    vga/myvgatimer/xy/x[1]
    SLICE_X89Y118        LUT5 (Prop_lut5_I1_O)        0.329     6.833 f  vga/myvgatimer/xy/x[9]_i_3/O
                         net (fo=6, routed)           1.842     8.676    vga/myvgatimer/xy/x[9]_i_3_n_0
    SLICE_X89Y128        LUT5 (Prop_lut5_I4_O)        0.327     9.003 r  vga/myvgatimer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.365     9.367    vga/myvgatimer/xy/y[9]_i_1_n_0
    SLICE_X89Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.585    14.770    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[5]/C
                         clock pessimism              0.252    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X89Y129        FDRE (Setup_fdre_C_CE)      -0.205    14.782    vga/myvgatimer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.782    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.425    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.141     1.566 r  vga/myvgatimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.133     1.699    vga/myvgatimer/xy/y_reg_n_0_[0]
    SLICE_X88Y129        LUT5 (Prop_lut5_I2_O)        0.045     1.744 r  vga/myvgatimer/xy/y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.744    vga/myvgatimer/xy/y[4]_i_1_n_0
    SLICE_X88Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     1.931    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[4]/C
                         clock pessimism             -0.492     1.438    
    SLICE_X88Y129        FDRE (Hold_fdre_C_D)         0.120     1.558    vga/myvgatimer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.592     1.425    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y129        FDRE (Prop_fdre_C_Q)         0.141     1.566 r  vga/myvgatimer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.137     1.703    vga/myvgatimer/xy/y_reg_n_0_[0]
    SLICE_X88Y129        LUT6 (Prop_lut6_I4_O)        0.045     1.748 r  vga/myvgatimer/xy/y[9]_i_2/O
                         net (fo=1, routed)           0.000     1.748    vga/myvgatimer/xy/y[9]_i_2_n_0
    SLICE_X88Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.861     1.931    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X88Y129        FDRE                                         r  vga/myvgatimer/xy/y_reg[9]/C
                         clock pessimism             -0.492     1.438    
    SLICE_X88Y129        FDRE (Hold_fdre_C_D)         0.121     1.559    vga/myvgatimer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.593     1.426    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  vga/myvgatimer/xy/x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y130        FDRE (Prop_fdre_C_Q)         0.148     1.574 r  vga/myvgatimer/xy/x_reg[7]/Q
                         net (fo=11, routed)          0.103     1.677    vga/myvgatimer/xy/x[7]
    SLICE_X88Y130        LUT6 (Prop_lut6_I2_O)        0.098     1.775 r  vga/myvgatimer/xy/x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.775    vga/myvgatimer/xy/x[5]_i_1_n_0
    SLICE_X88Y130        FDRE                                         r  vga/myvgatimer/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     1.932    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  vga/myvgatimer/xy/x_reg[5]/C
                         clock pessimism             -0.505     1.426    
    SLICE_X88Y130        FDRE (Hold_fdre_C_D)         0.121     1.547    vga/myvgatimer/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.427    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141     1.568 r  vga/myvgatimer/xy/x_reg[0]/Q
                         net (fo=6, routed)           0.170     1.739    vga/myvgatimer/xy/x[0]
    SLICE_X89Y118        LUT4 (Prop_lut4_I1_O)        0.043     1.782 r  vga/myvgatimer/xy/x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.782    vga/myvgatimer/xy/x[3]_i_1_n_0
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     1.933    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[3]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.107     1.534    vga/myvgatimer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga/myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.591     1.424    vga/myvgatimer/clk_IBUF_BUFG
    SLICE_X89Y128        FDRE                                         r  vga/myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     1.565 r  vga/myvgatimer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.179     1.745    vga/myvgatimer/clk_count[0]
    SLICE_X89Y128        LUT2 (Prop_lut2_I0_O)        0.042     1.787 r  vga/myvgatimer/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.787    vga/myvgatimer/clk_count[1]_i_1_n_0
    SLICE_X89Y128        FDRE                                         r  vga/myvgatimer/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.860     1.930    vga/myvgatimer/clk_IBUF_BUFG
    SLICE_X89Y128        FDRE                                         r  vga/myvgatimer/clk_count_reg[1]/C
                         clock pessimism             -0.505     1.424    
    SLICE_X89Y128        FDRE (Hold_fdre_C_D)         0.107     1.531    vga/myvgatimer/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga/myvgatimer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/xy/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.594     1.427    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y118        FDRE (Prop_fdre_C_Q)         0.141     1.568 r  vga/myvgatimer/xy/x_reg[0]/Q
                         net (fo=6, routed)           0.170     1.739    vga/myvgatimer/xy/x[0]
    SLICE_X89Y118        LUT3 (Prop_lut3_I1_O)        0.045     1.784 r  vga/myvgatimer/xy/x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.784    vga/myvgatimer/xy/x[2]_i_1_n_0
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.863     1.933    vga/myvgatimer/xy/clk_IBUF_BUFG
    SLICE_X89Y118        FDRE                                         r  vga/myvgatimer/xy/x_reg[2]/C
                         clock pessimism             -0.505     1.427    
    SLICE_X89Y118        FDRE (Hold_fdre_C_D)         0.092     1.519    vga/myvgatimer/xy/x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hx/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hx/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.608     1.441    hx/clk_IBUF_BUFG
    SLICE_X86Y97         FDRE                                         r  hx/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y97         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  hx/count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.704    hx/count_reg_n_0_[14]
    SLICE_X86Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  hx/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    hx/count_reg[12]_i_1_n_5
    SLICE_X86Y97         FDRE                                         r  hx/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.880     1.949    hx/clk_IBUF_BUFG
    SLICE_X86Y97         FDRE                                         r  hx/count_reg[14]/C
                         clock pessimism             -0.507     1.441    
    SLICE_X86Y97         FDRE (Hold_fdre_C_D)         0.105     1.546    hx/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hx/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hx/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.607     1.440    hx/clk_IBUF_BUFG
    SLICE_X86Y96         FDRE                                         r  hx/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y96         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  hx/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.703    hx/count_reg_n_0_[10]
    SLICE_X86Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  hx/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    hx/count_reg[8]_i_1_n_5
    SLICE_X86Y96         FDRE                                         r  hx/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.879     1.948    hx/clk_IBUF_BUFG
    SLICE_X86Y96         FDRE                                         r  hx/count_reg[10]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X86Y96         FDRE (Hold_fdre_C_D)         0.105     1.545    hx/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 hx/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hx/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.607     1.440    hx/clk_IBUF_BUFG
    SLICE_X86Y95         FDRE                                         r  hx/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y95         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  hx/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.703    hx/count_reg_n_0_[6]
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  hx/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    hx/count_reg[4]_i_1_n_5
    SLICE_X86Y95         FDRE                                         r  hx/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.879     1.948    hx/clk_IBUF_BUFG
    SLICE_X86Y95         FDRE                                         r  hx/count_reg[6]/C
                         clock pessimism             -0.507     1.440    
    SLICE_X86Y95         FDRE (Hold_fdre_C_D)         0.105     1.545    hx/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/myvgatimer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/myvgatimer/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.591     1.424    vga/myvgatimer/clk_IBUF_BUFG
    SLICE_X89Y128        FDRE                                         r  vga/myvgatimer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     1.565 f  vga/myvgatimer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.179     1.745    vga/myvgatimer/clk_count[0]
    SLICE_X89Y128        LUT1 (Prop_lut1_I0_O)        0.045     1.790 r  vga/myvgatimer/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    vga/myvgatimer/clk_count[0]_i_1_n_0
    SLICE_X89Y128        FDRE                                         r  vga/myvgatimer/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.860     1.930    vga/myvgatimer/clk_IBUF_BUFG
    SLICE_X89Y128        FDRE                                         r  vga/myvgatimer/clk_count_reg[0]/C
                         clock pessimism             -0.505     1.424    
    SLICE_X89Y128        FDRE (Hold_fdre_C_D)         0.091     1.515    vga/myvgatimer/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y94     hx/count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y96     hx/count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y96     hx/count_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y97     hx/count_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y97     hx/count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y97     hx/count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y97     hx/count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X86Y98     hx/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y124    screenmem/mem_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y124    screenmem/mem_reg_0_127_1_1/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y124    screenmem/mem_reg_0_127_1_1/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y124    screenmem/mem_reg_0_127_1_1/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y127    screenmem/mem_reg_768_895_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y127    screenmem/mem_reg_768_895_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y127    screenmem/mem_reg_768_895_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X84Y127    screenmem/mem_reg_768_895_0_0/SP.LOW/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y124    screenmem/mem_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y124    screenmem/mem_reg_0_127_1_1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y124    screenmem/mem_reg_0_127_1_1/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         5.000       3.750      SLICE_X78Y124    screenmem/mem_reg_0_127_1_1/SP.LOW/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y119    screenmem/mem_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y119    screenmem/mem_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y119    screenmem/mem_reg_0_31_0_0__0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         5.000       3.750      SLICE_X78Y119    screenmem/mem_reg_0_31_0_0__0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkdv/bufclkfb/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        8.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.580ns (34.709%)  route 1.091ns (65.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.242     3.488    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     3.944 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           1.091     5.035    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.124     5.159 r  clkdv/start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     5.159    clkdv/start_cnt[1]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    14.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.174 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.077    13.251    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[1]/C
                         clock pessimism              0.237    13.488    
                         clock uncertainty           -0.074    13.414    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.029    13.443    clkdv/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         13.443    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.294ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.580ns (34.860%)  route 1.084ns (65.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.242     3.488    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     3.944 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           1.084     5.028    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I2_O)        0.124     5.152 r  clkdv/start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     5.152    clkdv/start_cnt[0]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    14.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.174 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.077    13.251    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[0]/C
                         clock pessimism              0.237    13.488    
                         clock uncertainty           -0.074    13.414    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.031    13.445    clkdv/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.445    
                         arrival time                          -5.152    
  -------------------------------------------------------------------
                         slack                                  8.294    

Slack (MET) :             8.302ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.608ns (35.785%)  route 1.091ns (64.215%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.251ns = ( 13.251 - 10.000 ) 
    Source Clock Delay      (SCD):    3.488ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.242     3.488    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     3.944 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           1.091     5.035    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.152     5.187 r  clkdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.187    clkdv/start_cnt[2]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    14.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    11.174 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.077    13.251    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[2]/C
                         clock pessimism              0.237    13.488    
                         clock uncertainty           -0.074    13.414    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.075    13.489    clkdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         13.489    
                         arrival time                          -5.187    
  -------------------------------------------------------------------
                         slack                                  8.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.224ns (39.443%)  route 0.344ns (60.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.671     0.833    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.128     0.961 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.344     1.305    clkdv/p_0_in
    SLICE_X40Y44         LUT4 (Prop_lut4_I3_O)        0.096     1.401 r  clkdv/start_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.401    clkdv/start_cnt[2]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.964     1.306    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[2]/C
                         clock pessimism             -0.473     0.833    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.107     0.940    clkdv/start_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.940    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.227%)  route 0.374ns (66.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.671     0.833    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.374     1.348    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X40Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.393 r  clkdv/start_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.393    clkdv/start_cnt[0]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.964     1.306    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[0]/C
                         clock pessimism             -0.473     0.833    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.092     0.925    clkdv/start_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/start_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.631%)  route 0.384ns (67.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.473ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.671     0.833    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     0.974 r  clkdv/start_cnt_reg[0]/Q
                         net (fo=3, routed)           0.384     1.358    clkdv/start_cnt_reg_n_0_[0]
    SLICE_X40Y44         LUT4 (Prop_lut4_I0_O)        0.045     1.403 r  clkdv/start_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.403    clkdv/start_cnt[1]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.964     1.306    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[1]/C
                         clock pessimism             -0.473     0.833    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.091     0.924    clkdv/start_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.479    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y44     clkdv/start_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y44     clkdv/start_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y44     clkdv/start_cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y44     clkdv/start_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y44     clkdv/start_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y44     clkdv/start_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y44     clkdv/start_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y44     clkdv/start_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y44     clkdv/start_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y44     clkdv/start_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y44     clkdv/start_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y44     clkdv/start_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y44     clkdv/start_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y44     clkdv/start_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y44     clkdv/start_cnt_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       60.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.375ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.596ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        19.284ns  (logic 2.172ns (11.263%)  route 17.112ns (88.737%))
  Logic Levels:           12  (LUT4=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 84.765 - 80.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 f  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          3.844    12.906    mips/dp/myreg/aluB[31]
    SLICE_X79Y121        LUT4 (Prop_lut4_I1_O)        0.150    13.056 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134/O
                         net (fo=1, routed)           1.648    14.704    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I0_O)        0.326    15.030 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114/O
                         net (fo=2, routed)           0.762    15.792    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114_n_0
    SLICE_X85Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.916 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99/O
                         net (fo=2, routed)           1.248    17.164    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99_n_0
    SLICE_X74Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.288 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62/O
                         net (fo=1, routed)           0.867    18.156    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I0_O)        0.124    18.280 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=2, routed)           1.337    19.617    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X76Y117        LUT6 (Prop_lut6_I3_O)        0.124    19.741 r  mips/dp/myreg/pc[31]_i_22/O
                         net (fo=1, routed)           1.240    20.981    mips/dp/myreg/pc[31]_i_22_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.124    21.105 r  mips/dp/myreg/pc[31]_i_15/O
                         net (fo=2, routed)           0.508    21.613    mips/dp/myreg/pc[31]_i_15_n_0
    SLICE_X87Y117        LUT6 (Prop_lut6_I0_O)        0.124    21.737 r  mips/dp/myreg/pc[31]_i_10/O
                         net (fo=32, routed)          2.486    24.222    mips/dp/myreg/Z
    SLICE_X77Y116        LUT6 (Prop_lut6_I5_O)        0.124    24.346 r  mips/dp/myreg/pc[15]_i_1/O
                         net (fo=1, routed)           0.000    24.346    mips/dp/newPC[15]
    SLICE_X77Y116        FDRE                                         r  mips/dp/pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.577    84.765    mips/dp/clk12
    SLICE_X77Y116        FDRE                                         r  mips/dp/pc_reg[15]/C
                         clock pessimism              0.250    85.015    
                         clock uncertainty           -0.102    84.913    
    SLICE_X77Y116        FDRE (Setup_fdre_C_D)        0.029    84.942    mips/dp/pc_reg[15]
  -------------------------------------------------------------------
                         required time                         84.942    
                         arrival time                         -24.346    
  -------------------------------------------------------------------
                         slack                                 60.596    

Slack (MET) :             60.676ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        19.206ns  (logic 2.172ns (11.309%)  route 17.034ns (88.691%))
  Logic Levels:           12  (LUT4=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 84.767 - 80.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 r  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 r  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          3.844    12.906    mips/dp/myreg/aluB[31]
    SLICE_X79Y121        LUT4 (Prop_lut4_I1_O)        0.150    13.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134/O
                         net (fo=1, routed)           1.648    14.704    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I0_O)        0.326    15.030 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114/O
                         net (fo=2, routed)           0.762    15.792    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114_n_0
    SLICE_X85Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.916 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99/O
                         net (fo=2, routed)           1.248    17.164    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99_n_0
    SLICE_X74Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.288 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62/O
                         net (fo=1, routed)           0.867    18.156    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I0_O)        0.124    18.280 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=2, routed)           1.337    19.617    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X76Y117        LUT6 (Prop_lut6_I3_O)        0.124    19.741 f  mips/dp/myreg/pc[31]_i_22/O
                         net (fo=1, routed)           1.240    20.981    mips/dp/myreg/pc[31]_i_22_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.124    21.105 f  mips/dp/myreg/pc[31]_i_15/O
                         net (fo=2, routed)           0.503    21.608    mips/dp/myreg/pc[31]_i_15_n_0
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124    21.732 r  mips/dp/myreg/pc[27]_i_5/O
                         net (fo=28, routed)          2.412    24.144    mips/dp/myreg/pc[27]_i_5_n_0
    SLICE_X75Y113        LUT6 (Prop_lut6_I3_O)        0.124    24.268 r  mips/dp/myreg/pc[10]_i_1/O
                         net (fo=1, routed)           0.000    24.268    mips/dp/newPC[10]
    SLICE_X75Y113        FDRE                                         r  mips/dp/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.579    84.767    mips/dp/clk12
    SLICE_X75Y113        FDRE                                         r  mips/dp/pc_reg[10]/C
                         clock pessimism              0.250    85.017    
                         clock uncertainty           -0.102    84.915    
    SLICE_X75Y113        FDRE (Setup_fdre_C_D)        0.029    84.944    mips/dp/pc_reg[10]
  -------------------------------------------------------------------
                         required time                         84.944    
                         arrival time                         -24.268    
  -------------------------------------------------------------------
                         slack                                 60.676    

Slack (MET) :             60.677ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        19.255ns  (logic 2.172ns (11.280%)  route 17.083ns (88.720%))
  Logic Levels:           12  (LUT4=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 84.765 - 80.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 f  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          3.844    12.906    mips/dp/myreg/aluB[31]
    SLICE_X79Y121        LUT4 (Prop_lut4_I1_O)        0.150    13.056 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134/O
                         net (fo=1, routed)           1.648    14.704    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I0_O)        0.326    15.030 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114/O
                         net (fo=2, routed)           0.762    15.792    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114_n_0
    SLICE_X85Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.916 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99/O
                         net (fo=2, routed)           1.248    17.164    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99_n_0
    SLICE_X74Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.288 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62/O
                         net (fo=1, routed)           0.867    18.156    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I0_O)        0.124    18.280 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=2, routed)           1.337    19.617    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X76Y117        LUT6 (Prop_lut6_I3_O)        0.124    19.741 r  mips/dp/myreg/pc[31]_i_22/O
                         net (fo=1, routed)           1.240    20.981    mips/dp/myreg/pc[31]_i_22_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.124    21.105 r  mips/dp/myreg/pc[31]_i_15/O
                         net (fo=2, routed)           0.508    21.613    mips/dp/myreg/pc[31]_i_15_n_0
    SLICE_X87Y117        LUT6 (Prop_lut6_I0_O)        0.124    21.737 r  mips/dp/myreg/pc[31]_i_10/O
                         net (fo=32, routed)          2.456    24.193    mips/dp/myreg/Z
    SLICE_X76Y116        LUT6 (Prop_lut6_I5_O)        0.124    24.317 r  mips/dp/myreg/pc[22]_i_1/O
                         net (fo=1, routed)           0.000    24.317    mips/dp/newPC[22]
    SLICE_X76Y116        FDRE                                         r  mips/dp/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.577    84.765    mips/dp/clk12
    SLICE_X76Y116        FDRE                                         r  mips/dp/pc_reg[22]/C
                         clock pessimism              0.250    85.015    
                         clock uncertainty           -0.102    84.913    
    SLICE_X76Y116        FDRE (Setup_fdre_C_D)        0.081    84.994    mips/dp/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         84.994    
                         arrival time                         -24.317    
  -------------------------------------------------------------------
                         slack                                 60.677    

Slack (MET) :             60.978ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.906ns  (logic 2.172ns (11.489%)  route 16.734ns (88.511%))
  Logic Levels:           12  (LUT4=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 84.767 - 80.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 f  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          3.844    12.906    mips/dp/myreg/aluB[31]
    SLICE_X79Y121        LUT4 (Prop_lut4_I1_O)        0.150    13.056 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134/O
                         net (fo=1, routed)           1.648    14.704    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I0_O)        0.326    15.030 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114/O
                         net (fo=2, routed)           0.762    15.792    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114_n_0
    SLICE_X85Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.916 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99/O
                         net (fo=2, routed)           1.248    17.164    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99_n_0
    SLICE_X74Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.288 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62/O
                         net (fo=1, routed)           0.867    18.156    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I0_O)        0.124    18.280 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=2, routed)           1.337    19.617    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X76Y117        LUT6 (Prop_lut6_I3_O)        0.124    19.741 r  mips/dp/myreg/pc[31]_i_22/O
                         net (fo=1, routed)           1.240    20.981    mips/dp/myreg/pc[31]_i_22_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.124    21.105 r  mips/dp/myreg/pc[31]_i_15/O
                         net (fo=2, routed)           0.508    21.613    mips/dp/myreg/pc[31]_i_15_n_0
    SLICE_X87Y117        LUT6 (Prop_lut6_I0_O)        0.124    21.737 r  mips/dp/myreg/pc[31]_i_10/O
                         net (fo=32, routed)          2.107    23.844    mips/dp/myreg/Z
    SLICE_X77Y114        LUT6 (Prop_lut6_I5_O)        0.124    23.968 r  mips/dp/myreg/pc[17]_i_1/O
                         net (fo=1, routed)           0.000    23.968    mips/dp/newPC[17]
    SLICE_X77Y114        FDRE                                         r  mips/dp/pc_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.579    84.767    mips/dp/clk12
    SLICE_X77Y114        FDRE                                         r  mips/dp/pc_reg[17]/C
                         clock pessimism              0.250    85.017    
                         clock uncertainty           -0.102    84.915    
    SLICE_X77Y114        FDRE (Setup_fdre_C_D)        0.031    84.946    mips/dp/pc_reg[17]
  -------------------------------------------------------------------
                         required time                         84.946    
                         arrival time                         -23.968    
  -------------------------------------------------------------------
                         slack                                 60.978    

Slack (MET) :             61.012ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.872ns  (logic 2.172ns (11.509%)  route 16.700ns (88.491%))
  Logic Levels:           12  (LUT4=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 84.767 - 80.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 f  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          3.844    12.906    mips/dp/myreg/aluB[31]
    SLICE_X79Y121        LUT4 (Prop_lut4_I1_O)        0.150    13.056 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134/O
                         net (fo=1, routed)           1.648    14.704    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I0_O)        0.326    15.030 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114/O
                         net (fo=2, routed)           0.762    15.792    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114_n_0
    SLICE_X85Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.916 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99/O
                         net (fo=2, routed)           1.248    17.164    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99_n_0
    SLICE_X74Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.288 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62/O
                         net (fo=1, routed)           0.867    18.156    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I0_O)        0.124    18.280 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=2, routed)           1.337    19.617    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X76Y117        LUT6 (Prop_lut6_I3_O)        0.124    19.741 r  mips/dp/myreg/pc[31]_i_22/O
                         net (fo=1, routed)           1.240    20.981    mips/dp/myreg/pc[31]_i_22_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.124    21.105 r  mips/dp/myreg/pc[31]_i_15/O
                         net (fo=2, routed)           0.508    21.613    mips/dp/myreg/pc[31]_i_15_n_0
    SLICE_X87Y117        LUT6 (Prop_lut6_I0_O)        0.124    21.737 r  mips/dp/myreg/pc[31]_i_10/O
                         net (fo=32, routed)          2.073    23.810    mips/dp/myreg/Z
    SLICE_X75Y113        LUT6 (Prop_lut6_I5_O)        0.124    23.934 r  mips/dp/myreg/pc[11]_i_1/O
                         net (fo=1, routed)           0.000    23.934    mips/dp/newPC[11]
    SLICE_X75Y113        FDRE                                         r  mips/dp/pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.579    84.767    mips/dp/clk12
    SLICE_X75Y113        FDRE                                         r  mips/dp/pc_reg[11]/C
                         clock pessimism              0.250    85.017    
                         clock uncertainty           -0.102    84.915    
    SLICE_X75Y113        FDRE (Setup_fdre_C_D)        0.031    84.946    mips/dp/pc_reg[11]
  -------------------------------------------------------------------
                         required time                         84.946    
                         arrival time                         -23.934    
  -------------------------------------------------------------------
                         slack                                 61.012    

Slack (MET) :             61.020ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 2.172ns (11.487%)  route 16.736ns (88.513%))
  Logic Levels:           12  (LUT4=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 84.765 - 80.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 r  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 r  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          3.844    12.906    mips/dp/myreg/aluB[31]
    SLICE_X79Y121        LUT4 (Prop_lut4_I1_O)        0.150    13.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134/O
                         net (fo=1, routed)           1.648    14.704    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I0_O)        0.326    15.030 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114/O
                         net (fo=2, routed)           0.762    15.792    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114_n_0
    SLICE_X85Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.916 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99/O
                         net (fo=2, routed)           1.248    17.164    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99_n_0
    SLICE_X74Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.288 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62/O
                         net (fo=1, routed)           0.867    18.156    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I0_O)        0.124    18.280 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=2, routed)           1.337    19.617    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X76Y117        LUT6 (Prop_lut6_I3_O)        0.124    19.741 f  mips/dp/myreg/pc[31]_i_22/O
                         net (fo=1, routed)           1.240    20.981    mips/dp/myreg/pc[31]_i_22_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.124    21.105 f  mips/dp/myreg/pc[31]_i_15/O
                         net (fo=2, routed)           0.503    21.608    mips/dp/myreg/pc[31]_i_15_n_0
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124    21.732 r  mips/dp/myreg/pc[27]_i_5/O
                         net (fo=28, routed)          2.115    23.846    mips/dp/myreg/pc[27]_i_5_n_0
    SLICE_X76Y116        LUT6 (Prop_lut6_I3_O)        0.124    23.970 r  mips/dp/myreg/pc[13]_i_1/O
                         net (fo=1, routed)           0.000    23.970    mips/dp/newPC[13]
    SLICE_X76Y116        FDRE                                         r  mips/dp/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.577    84.765    mips/dp/clk12
    SLICE_X76Y116        FDRE                                         r  mips/dp/pc_reg[13]/C
                         clock pessimism              0.250    85.015    
                         clock uncertainty           -0.102    84.913    
    SLICE_X76Y116        FDRE (Setup_fdre_C_D)        0.077    84.990    mips/dp/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         84.990    
                         arrival time                         -23.970    
  -------------------------------------------------------------------
                         slack                                 61.020    

Slack (MET) :             61.025ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.857ns  (logic 2.172ns (11.518%)  route 16.685ns (88.482%))
  Logic Levels:           12  (LUT4=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 84.767 - 80.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 r  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 r  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          3.844    12.906    mips/dp/myreg/aluB[31]
    SLICE_X79Y121        LUT4 (Prop_lut4_I1_O)        0.150    13.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134/O
                         net (fo=1, routed)           1.648    14.704    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I0_O)        0.326    15.030 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114/O
                         net (fo=2, routed)           0.762    15.792    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114_n_0
    SLICE_X85Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.916 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99/O
                         net (fo=2, routed)           1.248    17.164    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99_n_0
    SLICE_X74Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.288 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62/O
                         net (fo=1, routed)           0.867    18.156    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I0_O)        0.124    18.280 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=2, routed)           1.337    19.617    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X76Y117        LUT6 (Prop_lut6_I3_O)        0.124    19.741 f  mips/dp/myreg/pc[31]_i_22/O
                         net (fo=1, routed)           1.240    20.981    mips/dp/myreg/pc[31]_i_22_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.124    21.105 f  mips/dp/myreg/pc[31]_i_15/O
                         net (fo=2, routed)           0.503    21.608    mips/dp/myreg/pc[31]_i_15_n_0
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124    21.732 r  mips/dp/myreg/pc[27]_i_5/O
                         net (fo=28, routed)          2.064    23.795    mips/dp/myreg/pc[27]_i_5_n_0
    SLICE_X77Y114        LUT6 (Prop_lut6_I3_O)        0.124    23.919 r  mips/dp/myreg/pc[14]_i_1/O
                         net (fo=1, routed)           0.000    23.919    mips/dp/newPC[14]
    SLICE_X77Y114        FDRE                                         r  mips/dp/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.579    84.767    mips/dp/clk12
    SLICE_X77Y114        FDRE                                         r  mips/dp/pc_reg[14]/C
                         clock pessimism              0.250    85.017    
                         clock uncertainty           -0.102    84.915    
    SLICE_X77Y114        FDRE (Setup_fdre_C_D)        0.029    84.944    mips/dp/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         84.944    
                         arrival time                         -23.919    
  -------------------------------------------------------------------
                         slack                                 61.025    

Slack (MET) :             61.042ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.862ns  (logic 2.172ns (11.515%)  route 16.690ns (88.485%))
  Logic Levels:           12  (LUT4=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 84.771 - 80.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 f  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          3.844    12.906    mips/dp/myreg/aluB[31]
    SLICE_X79Y121        LUT4 (Prop_lut4_I1_O)        0.150    13.056 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134/O
                         net (fo=1, routed)           1.648    14.704    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I0_O)        0.326    15.030 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114/O
                         net (fo=2, routed)           0.762    15.792    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114_n_0
    SLICE_X85Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.916 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99/O
                         net (fo=2, routed)           1.248    17.164    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99_n_0
    SLICE_X74Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.288 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62/O
                         net (fo=1, routed)           0.867    18.156    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I0_O)        0.124    18.280 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=2, routed)           1.337    19.617    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X76Y117        LUT6 (Prop_lut6_I3_O)        0.124    19.741 r  mips/dp/myreg/pc[31]_i_22/O
                         net (fo=1, routed)           1.240    20.981    mips/dp/myreg/pc[31]_i_22_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.124    21.105 r  mips/dp/myreg/pc[31]_i_15/O
                         net (fo=2, routed)           0.508    21.613    mips/dp/myreg/pc[31]_i_15_n_0
    SLICE_X87Y117        LUT6 (Prop_lut6_I0_O)        0.124    21.737 r  mips/dp/myreg/pc[31]_i_10/O
                         net (fo=32, routed)          2.063    23.800    mips/dp/myreg/Z
    SLICE_X85Y122        LUT6 (Prop_lut6_I5_O)        0.124    23.924 r  mips/dp/myreg/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    23.924    mips/dp/newPC[6]
    SLICE_X85Y122        FDRE                                         r  mips/dp/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.583    84.771    mips/dp/clk12
    SLICE_X85Y122        FDRE                                         r  mips/dp/pc_reg[6]/C
                         clock pessimism              0.266    85.037    
                         clock uncertainty           -0.102    84.935    
    SLICE_X85Y122        FDRE (Setup_fdre_C_D)        0.031    84.966    mips/dp/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         84.966    
                         arrival time                         -23.924    
  -------------------------------------------------------------------
                         slack                                 61.042    

Slack (MET) :             61.159ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.776ns  (logic 2.172ns (11.568%)  route 16.604ns (88.432%))
  Logic Levels:           12  (LUT4=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 84.768 - 80.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 r  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 r  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          3.844    12.906    mips/dp/myreg/aluB[31]
    SLICE_X79Y121        LUT4 (Prop_lut4_I1_O)        0.150    13.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134/O
                         net (fo=1, routed)           1.648    14.704    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I0_O)        0.326    15.030 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114/O
                         net (fo=2, routed)           0.762    15.792    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114_n_0
    SLICE_X85Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.916 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99/O
                         net (fo=2, routed)           1.248    17.164    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99_n_0
    SLICE_X74Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.288 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62/O
                         net (fo=1, routed)           0.867    18.156    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I0_O)        0.124    18.280 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=2, routed)           1.337    19.617    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X76Y117        LUT6 (Prop_lut6_I3_O)        0.124    19.741 f  mips/dp/myreg/pc[31]_i_22/O
                         net (fo=1, routed)           1.240    20.981    mips/dp/myreg/pc[31]_i_22_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.124    21.105 f  mips/dp/myreg/pc[31]_i_15/O
                         net (fo=2, routed)           0.503    21.608    mips/dp/myreg/pc[31]_i_15_n_0
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124    21.732 r  mips/dp/myreg/pc[27]_i_5/O
                         net (fo=28, routed)          1.983    23.715    mips/dp/myreg/pc[27]_i_5_n_0
    SLICE_X78Y116        LUT6 (Prop_lut6_I3_O)        0.124    23.839 r  mips/dp/myreg/pc[25]_i_1/O
                         net (fo=1, routed)           0.000    23.839    mips/dp/newPC[25]
    SLICE_X78Y116        FDRE                                         r  mips/dp/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.580    84.768    mips/dp/clk12
    SLICE_X78Y116        FDRE                                         r  mips/dp/pc_reg[25]/C
                         clock pessimism              0.250    85.018    
                         clock uncertainty           -0.102    84.916    
    SLICE_X78Y116        FDRE (Setup_fdre_C_D)        0.081    84.997    mips/dp/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         84.997    
                         arrival time                         -23.839    
  -------------------------------------------------------------------
                         slack                                 61.159    

Slack (MET) :             61.160ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        18.769ns  (logic 2.172ns (11.572%)  route 16.597ns (88.428%))
  Logic Levels:           12  (LUT4=2 LUT6=9 RAMD32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 84.773 - 80.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 r  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 r  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          3.844    12.906    mips/dp/myreg/aluB[31]
    SLICE_X79Y121        LUT4 (Prop_lut4_I1_O)        0.150    13.056 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134/O
                         net (fo=1, routed)           1.648    14.704    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_134_n_0
    SLICE_X86Y123        LUT6 (Prop_lut6_I0_O)        0.326    15.030 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114/O
                         net (fo=2, routed)           0.762    15.792    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_114_n_0
    SLICE_X85Y125        LUT6 (Prop_lut6_I1_O)        0.124    15.916 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99/O
                         net (fo=2, routed)           1.248    17.164    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_99_n_0
    SLICE_X74Y126        LUT6 (Prop_lut6_I1_O)        0.124    17.288 f  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62/O
                         net (fo=1, routed)           0.867    18.156    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_62_n_0
    SLICE_X75Y126        LUT6 (Prop_lut6_I0_O)        0.124    18.280 r  mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29/O
                         net (fo=2, routed)           1.337    19.617    mips/dp/myreg/rf_reg_r1_0_31_18_23_i_29_n_0
    SLICE_X76Y117        LUT6 (Prop_lut6_I3_O)        0.124    19.741 f  mips/dp/myreg/pc[31]_i_22/O
                         net (fo=1, routed)           1.240    20.981    mips/dp/myreg/pc[31]_i_22_n_0
    SLICE_X86Y117        LUT6 (Prop_lut6_I5_O)        0.124    21.105 f  mips/dp/myreg/pc[31]_i_15/O
                         net (fo=2, routed)           0.503    21.608    mips/dp/myreg/pc[31]_i_15_n_0
    SLICE_X87Y117        LUT6 (Prop_lut6_I1_O)        0.124    21.732 r  mips/dp/myreg/pc[27]_i_5/O
                         net (fo=28, routed)          1.975    23.707    mips/dp/myreg/pc[27]_i_5_n_0
    SLICE_X85Y121        LUT6 (Prop_lut6_I3_O)        0.124    23.831 r  mips/dp/myreg/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    23.831    mips/dp/newPC[2]
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.585    84.773    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
                         clock pessimism              0.289    85.062    
                         clock uncertainty           -0.102    84.960    
    SLICE_X85Y121        FDRE (Setup_fdre_C_D)        0.031    84.991    mips/dp/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         84.991    
                         arrival time                         -23.831    
  -------------------------------------------------------------------
                         slack                                 61.160    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.656%)  route 0.512ns (73.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.593     1.428    mips/dp/clk12
    SLICE_X85Y120        FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[7]/Q
                         net (fo=57, routed)          0.236     1.805    mips/dp/myreg/pc[7]
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=96, routed)          0.276     2.126    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRD0
    SLICE_X84Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.861     1.933    mips/dp/myreg/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X84Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.491     1.441    
    SLICE_X84Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.751    mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.656%)  route 0.512ns (73.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.593     1.428    mips/dp/clk12
    SLICE_X85Y120        FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[7]/Q
                         net (fo=57, routed)          0.236     1.805    mips/dp/myreg/pc[7]
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=96, routed)          0.276     2.126    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRD0
    SLICE_X84Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.861     1.933    mips/dp/myreg/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X84Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism             -0.491     1.441    
    SLICE_X84Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.751    mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.656%)  route 0.512ns (73.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.593     1.428    mips/dp/clk12
    SLICE_X85Y120        FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[7]/Q
                         net (fo=57, routed)          0.236     1.805    mips/dp/myreg/pc[7]
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=96, routed)          0.276     2.126    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRD0
    SLICE_X84Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.861     1.933    mips/dp/myreg/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X84Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB/CLK
                         clock pessimism             -0.491     1.441    
    SLICE_X84Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.751    mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.656%)  route 0.512ns (73.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.593     1.428    mips/dp/clk12
    SLICE_X85Y120        FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[7]/Q
                         net (fo=57, routed)          0.236     1.805    mips/dp/myreg/pc[7]
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=96, routed)          0.276     2.126    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRD0
    SLICE_X84Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.861     1.933    mips/dp/myreg/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X84Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism             -0.491     1.441    
    SLICE_X84Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.751    mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.656%)  route 0.512ns (73.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.593     1.428    mips/dp/clk12
    SLICE_X85Y120        FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[7]/Q
                         net (fo=57, routed)          0.236     1.805    mips/dp/myreg/pc[7]
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=96, routed)          0.276     2.126    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRD0
    SLICE_X84Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.861     1.933    mips/dp/myreg/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X84Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMC/CLK
                         clock pessimism             -0.491     1.441    
    SLICE_X84Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.751    mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.656%)  route 0.512ns (73.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.593     1.428    mips/dp/clk12
    SLICE_X85Y120        FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[7]/Q
                         net (fo=57, routed)          0.236     1.805    mips/dp/myreg/pc[7]
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=96, routed)          0.276     2.126    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRD0
    SLICE_X84Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.861     1.933    mips/dp/myreg/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X84Y121        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism             -0.491     1.441    
    SLICE_X84Y121        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.751    mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.656%)  route 0.512ns (73.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.593     1.428    mips/dp/clk12
    SLICE_X85Y120        FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[7]/Q
                         net (fo=57, routed)          0.236     1.805    mips/dp/myreg/pc[7]
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=96, routed)          0.276     2.126    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRD0
    SLICE_X84Y121        RAMS32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.861     1.933    mips/dp/myreg/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X84Y121        RAMS32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMD/CLK
                         clock pessimism             -0.491     1.441    
    SLICE_X84Y121        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.751    mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.186ns (26.656%)  route 0.512ns (73.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.593     1.428    mips/dp/clk12
    SLICE_X85Y120        FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[7]/Q
                         net (fo=57, routed)          0.236     1.805    mips/dp/myreg/pc[7]
    SLICE_X87Y120        LUT6 (Prop_lut6_I3_O)        0.045     1.850 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_17/O
                         net (fo=96, routed)          0.276     2.126    mips/dp/myreg/rf_reg_r2_0_31_18_23/ADDRD0
    SLICE_X84Y121        RAMS32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.861     1.933    mips/dp/myreg/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X84Y121        RAMS32                                       r  mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMD_D1/CLK
                         clock pessimism             -0.491     1.441    
    SLICE_X84Y121        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.751    mips/dp/myreg/rf_reg_r2_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.155%)  route 0.499ns (72.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.593     1.428    mips/dp/clk12
    SLICE_X85Y120        FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[7]/Q
                         net (fo=57, routed)          0.297     1.867    mips/dp/myreg/pc[7]
    SLICE_X82Y117        LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=96, routed)          0.201     2.113    mips/dp/myreg/rf_reg_r1_0_31_30_31/ADDRD3
    SLICE_X84Y116        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.866     1.938    mips/dp/myreg/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X84Y116        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.491     1.446    
    SLICE_X84Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.686    mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 mips/dp/pc_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.186ns (27.155%)  route 0.499ns (72.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.593     1.428    mips/dp/clk12
    SLICE_X85Y120        FDRE                                         r  mips/dp/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y120        FDRE (Prop_fdre_C_Q)         0.141     1.569 r  mips/dp/pc_reg[7]/Q
                         net (fo=57, routed)          0.297     1.867    mips/dp/myreg/pc[7]
    SLICE_X82Y117        LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_14/O
                         net (fo=96, routed)          0.201     2.113    mips/dp/myreg/rf_reg_r1_0_31_30_31/ADDRD3
    SLICE_X84Y116        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.866     1.938    mips/dp/myreg/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X84Y116        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.491     1.446    
    SLICE_X84Y116        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.686    mips/dp/myreg/rf_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.427    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y0    clkdv/buf12/I0
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X85Y116    mips/dp/pc_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X75Y113    mips/dp/pc_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X75Y113    mips/dp/pc_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X82Y114    mips/dp/pc_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X76Y116    mips/dp/pc_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X77Y114    mips/dp/pc_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X77Y116    mips/dp/pc_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X82Y113    mips/dp/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  clkdv/mmcm/CLKOUT3
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y111    dmem/mem_reg_0_255_15_15/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y111    dmem/mem_reg_0_255_15_15/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y111    dmem/mem_reg_0_255_15_15/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X80Y111    dmem/mem_reg_0_255_15_15/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y114    dmem/mem_reg_0_255_18_18/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y114    dmem/mem_reg_0_255_18_18/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y114    dmem/mem_reg_0_255_18_18/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y114    dmem/mem_reg_0_255_18_18/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y115    dmem/mem_reg_0_255_19_19/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X84Y115    dmem/mem_reg_0_255_19_19/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X74Y115    dmem/mem_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X74Y115    dmem/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X74Y115    dmem/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X74Y115    dmem/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y112    dmem/mem_reg_0_255_11_11/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y112    dmem/mem_reg_0_255_11_11/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y112    dmem/mem_reg_0_255_11_11/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X76Y112    dmem/mem_reg_0_255_11_11/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X88Y111    dmem/mem_reg_0_255_12_12/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         40.000      38.750     SLICE_X88Y111    dmem/mem_reg_0_255_12_12/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  sys_clk_pin

Setup :          384  Failing Endpoints,  Worst Slack       -2.083ns,  Total Violation     -355.402ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.652ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.083ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_384_511_1_1/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.012ns  (logic 1.725ns (15.664%)  route 9.287ns (84.336%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 f  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          1.159    10.220    mips/dp/myreg/aluB[31]
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  mips/dp/myreg/mem_reg_0_255_0_0_i_41/O
                         net (fo=4, routed)           0.920    11.264    mips/dp/myreg/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X75Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.388 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71/O
                         net (fo=2, routed)           1.037    12.426    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.550 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433    12.983    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.107 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.331    13.437    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X76Y124        LUT6 (Prop_lut6_I5_O)        0.124    13.561 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=21, routed)          0.579    14.140    mips/dp/myreg/p_0_in__0[0]
    SLICE_X79Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.264 r  mips/dp/myreg/mem_reg_0_127_0_0_i_13/O
                         net (fo=10, routed)          1.093    15.357    mips/dp/myreg/smem_wr
    SLICE_X81Y126        LUT4 (Prop_lut4_I1_O)        0.153    15.510 r  mips/dp/myreg/mem_reg_384_511_0_0_i_1/O
                         net (fo=8, routed)           0.565    16.075    screenmem/mem_reg_384_511_1_1/WE
    SLICE_X78Y122        RAMD64E                                      r  screenmem/mem_reg_384_511_1_1/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.570    14.755    screenmem/mem_reg_384_511_1_1/WCLK
    SLICE_X78Y122        RAMD64E                                      r  screenmem/mem_reg_384_511_1_1/DP.HIGH/CLK
                         clock pessimism              0.173    14.928    
                         clock uncertainty           -0.201    14.727    
    SLICE_X78Y122        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    13.991    screenmem/mem_reg_384_511_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                         -16.075    
  -------------------------------------------------------------------
                         slack                                 -2.083    

Slack (VIOLATED) :        -2.083ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_384_511_1_1/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.012ns  (logic 1.725ns (15.664%)  route 9.287ns (84.336%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 f  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          1.159    10.220    mips/dp/myreg/aluB[31]
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  mips/dp/myreg/mem_reg_0_255_0_0_i_41/O
                         net (fo=4, routed)           0.920    11.264    mips/dp/myreg/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X75Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.388 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71/O
                         net (fo=2, routed)           1.037    12.426    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.550 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433    12.983    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.107 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.331    13.437    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X76Y124        LUT6 (Prop_lut6_I5_O)        0.124    13.561 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=21, routed)          0.579    14.140    mips/dp/myreg/p_0_in__0[0]
    SLICE_X79Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.264 r  mips/dp/myreg/mem_reg_0_127_0_0_i_13/O
                         net (fo=10, routed)          1.093    15.357    mips/dp/myreg/smem_wr
    SLICE_X81Y126        LUT4 (Prop_lut4_I1_O)        0.153    15.510 r  mips/dp/myreg/mem_reg_384_511_0_0_i_1/O
                         net (fo=8, routed)           0.565    16.075    screenmem/mem_reg_384_511_1_1/WE
    SLICE_X78Y122        RAMD64E                                      r  screenmem/mem_reg_384_511_1_1/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.570    14.755    screenmem/mem_reg_384_511_1_1/WCLK
    SLICE_X78Y122        RAMD64E                                      r  screenmem/mem_reg_384_511_1_1/DP.LOW/CLK
                         clock pessimism              0.173    14.928    
                         clock uncertainty           -0.201    14.727    
    SLICE_X78Y122        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    13.991    screenmem/mem_reg_384_511_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                         -16.075    
  -------------------------------------------------------------------
                         slack                                 -2.083    

Slack (VIOLATED) :        -2.083ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_384_511_1_1/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.012ns  (logic 1.725ns (15.664%)  route 9.287ns (84.336%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 f  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          1.159    10.220    mips/dp/myreg/aluB[31]
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  mips/dp/myreg/mem_reg_0_255_0_0_i_41/O
                         net (fo=4, routed)           0.920    11.264    mips/dp/myreg/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X75Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.388 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71/O
                         net (fo=2, routed)           1.037    12.426    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.550 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433    12.983    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.107 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.331    13.437    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X76Y124        LUT6 (Prop_lut6_I5_O)        0.124    13.561 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=21, routed)          0.579    14.140    mips/dp/myreg/p_0_in__0[0]
    SLICE_X79Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.264 r  mips/dp/myreg/mem_reg_0_127_0_0_i_13/O
                         net (fo=10, routed)          1.093    15.357    mips/dp/myreg/smem_wr
    SLICE_X81Y126        LUT4 (Prop_lut4_I1_O)        0.153    15.510 r  mips/dp/myreg/mem_reg_384_511_0_0_i_1/O
                         net (fo=8, routed)           0.565    16.075    screenmem/mem_reg_384_511_1_1/WE
    SLICE_X78Y122        RAMD64E                                      r  screenmem/mem_reg_384_511_1_1/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.570    14.755    screenmem/mem_reg_384_511_1_1/WCLK
    SLICE_X78Y122        RAMD64E                                      r  screenmem/mem_reg_384_511_1_1/SP.HIGH/CLK
                         clock pessimism              0.173    14.928    
                         clock uncertainty           -0.201    14.727    
    SLICE_X78Y122        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    13.991    screenmem/mem_reg_384_511_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                         -16.075    
  -------------------------------------------------------------------
                         slack                                 -2.083    

Slack (VIOLATED) :        -2.083ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_384_511_1_1/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.012ns  (logic 1.725ns (15.664%)  route 9.287ns (84.336%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.755ns = ( 14.755 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 f  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          1.159    10.220    mips/dp/myreg/aluB[31]
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  mips/dp/myreg/mem_reg_0_255_0_0_i_41/O
                         net (fo=4, routed)           0.920    11.264    mips/dp/myreg/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X75Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.388 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71/O
                         net (fo=2, routed)           1.037    12.426    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.550 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433    12.983    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.107 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.331    13.437    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X76Y124        LUT6 (Prop_lut6_I5_O)        0.124    13.561 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=21, routed)          0.579    14.140    mips/dp/myreg/p_0_in__0[0]
    SLICE_X79Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.264 r  mips/dp/myreg/mem_reg_0_127_0_0_i_13/O
                         net (fo=10, routed)          1.093    15.357    mips/dp/myreg/smem_wr
    SLICE_X81Y126        LUT4 (Prop_lut4_I1_O)        0.153    15.510 r  mips/dp/myreg/mem_reg_384_511_0_0_i_1/O
                         net (fo=8, routed)           0.565    16.075    screenmem/mem_reg_384_511_1_1/WE
    SLICE_X78Y122        RAMD64E                                      r  screenmem/mem_reg_384_511_1_1/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.570    14.755    screenmem/mem_reg_384_511_1_1/WCLK
    SLICE_X78Y122        RAMD64E                                      r  screenmem/mem_reg_384_511_1_1/SP.LOW/CLK
                         clock pessimism              0.173    14.928    
                         clock uncertainty           -0.201    14.727    
    SLICE_X78Y122        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    13.991    screenmem/mem_reg_384_511_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         13.991    
                         arrival time                         -16.075    
  -------------------------------------------------------------------
                         slack                                 -2.083    

Slack (VIOLATED) :        -2.044ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_384_511_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.975ns  (logic 1.725ns (15.717%)  route 9.250ns (84.283%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 14.757 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 f  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          1.159    10.220    mips/dp/myreg/aluB[31]
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  mips/dp/myreg/mem_reg_0_255_0_0_i_41/O
                         net (fo=4, routed)           0.920    11.264    mips/dp/myreg/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X75Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.388 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71/O
                         net (fo=2, routed)           1.037    12.426    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.550 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433    12.983    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.107 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.331    13.437    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X76Y124        LUT6 (Prop_lut6_I5_O)        0.124    13.561 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=21, routed)          0.579    14.140    mips/dp/myreg/p_0_in__0[0]
    SLICE_X79Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.264 r  mips/dp/myreg/mem_reg_0_127_0_0_i_13/O
                         net (fo=10, routed)          1.093    15.357    mips/dp/myreg/smem_wr
    SLICE_X81Y126        LUT4 (Prop_lut4_I1_O)        0.153    15.510 r  mips/dp/myreg/mem_reg_384_511_0_0_i_1/O
                         net (fo=8, routed)           0.528    16.037    screenmem/mem_reg_384_511_0_0/WE
    SLICE_X80Y123        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.572    14.757    screenmem/mem_reg_384_511_0_0/WCLK
    SLICE_X80Y123        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/DP.HIGH/CLK
                         clock pessimism              0.173    14.930    
                         clock uncertainty           -0.201    14.729    
    SLICE_X80Y123        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    13.993    screenmem/mem_reg_384_511_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                         -16.037    
  -------------------------------------------------------------------
                         slack                                 -2.044    

Slack (VIOLATED) :        -2.044ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_384_511_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.975ns  (logic 1.725ns (15.717%)  route 9.250ns (84.283%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 14.757 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 f  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          1.159    10.220    mips/dp/myreg/aluB[31]
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  mips/dp/myreg/mem_reg_0_255_0_0_i_41/O
                         net (fo=4, routed)           0.920    11.264    mips/dp/myreg/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X75Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.388 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71/O
                         net (fo=2, routed)           1.037    12.426    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.550 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433    12.983    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.107 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.331    13.437    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X76Y124        LUT6 (Prop_lut6_I5_O)        0.124    13.561 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=21, routed)          0.579    14.140    mips/dp/myreg/p_0_in__0[0]
    SLICE_X79Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.264 r  mips/dp/myreg/mem_reg_0_127_0_0_i_13/O
                         net (fo=10, routed)          1.093    15.357    mips/dp/myreg/smem_wr
    SLICE_X81Y126        LUT4 (Prop_lut4_I1_O)        0.153    15.510 r  mips/dp/myreg/mem_reg_384_511_0_0_i_1/O
                         net (fo=8, routed)           0.528    16.037    screenmem/mem_reg_384_511_0_0/WE
    SLICE_X80Y123        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.572    14.757    screenmem/mem_reg_384_511_0_0/WCLK
    SLICE_X80Y123        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/DP.LOW/CLK
                         clock pessimism              0.173    14.930    
                         clock uncertainty           -0.201    14.729    
    SLICE_X80Y123        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    13.993    screenmem/mem_reg_384_511_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                         -16.037    
  -------------------------------------------------------------------
                         slack                                 -2.044    

Slack (VIOLATED) :        -2.044ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_384_511_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.975ns  (logic 1.725ns (15.717%)  route 9.250ns (84.283%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 14.757 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 f  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          1.159    10.220    mips/dp/myreg/aluB[31]
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  mips/dp/myreg/mem_reg_0_255_0_0_i_41/O
                         net (fo=4, routed)           0.920    11.264    mips/dp/myreg/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X75Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.388 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71/O
                         net (fo=2, routed)           1.037    12.426    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.550 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433    12.983    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.107 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.331    13.437    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X76Y124        LUT6 (Prop_lut6_I5_O)        0.124    13.561 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=21, routed)          0.579    14.140    mips/dp/myreg/p_0_in__0[0]
    SLICE_X79Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.264 r  mips/dp/myreg/mem_reg_0_127_0_0_i_13/O
                         net (fo=10, routed)          1.093    15.357    mips/dp/myreg/smem_wr
    SLICE_X81Y126        LUT4 (Prop_lut4_I1_O)        0.153    15.510 r  mips/dp/myreg/mem_reg_384_511_0_0_i_1/O
                         net (fo=8, routed)           0.528    16.037    screenmem/mem_reg_384_511_0_0/WE
    SLICE_X80Y123        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.572    14.757    screenmem/mem_reg_384_511_0_0/WCLK
    SLICE_X80Y123        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/SP.HIGH/CLK
                         clock pessimism              0.173    14.930    
                         clock uncertainty           -0.201    14.729    
    SLICE_X80Y123        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    13.993    screenmem/mem_reg_384_511_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                         -16.037    
  -------------------------------------------------------------------
                         slack                                 -2.044    

Slack (VIOLATED) :        -2.044ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_384_511_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.975ns  (logic 1.725ns (15.717%)  route 9.250ns (84.283%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.757ns = ( 14.757 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.328     8.016    mips/dp/myreg/rf_reg_r2_0_31_30_31/ADDRA1
    SLICE_X84Y117        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.140 f  mips/dp/myreg/rf_reg_r2_0_31_30_31/RAMA_D1/O
                         net (fo=6, routed)           0.798     8.938    mips/dp/myreg/ReadData20[31]
    SLICE_X83Y120        LUT4 (Prop_lut4_I2_O)        0.124     9.062 f  mips/dp/myreg/rf_reg_r1_0_31_30_31_i_23/O
                         net (fo=43, routed)          1.159    10.220    mips/dp/myreg/aluB[31]
    SLICE_X81Y121        LUT6 (Prop_lut6_I0_O)        0.124    10.344 f  mips/dp/myreg/mem_reg_0_255_0_0_i_41/O
                         net (fo=4, routed)           0.920    11.264    mips/dp/myreg/mem_reg_0_255_0_0_i_41_n_0
    SLICE_X75Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.388 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71/O
                         net (fo=2, routed)           1.037    12.426    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_71_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I0_O)        0.124    12.550 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54/O
                         net (fo=1, routed)           0.433    12.983    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_54_n_0
    SLICE_X77Y125        LUT6 (Prop_lut6_I1_O)        0.124    13.107 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34/O
                         net (fo=1, routed)           0.331    13.437    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_34_n_0
    SLICE_X76Y124        LUT6 (Prop_lut6_I5_O)        0.124    13.561 f  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_18/O
                         net (fo=21, routed)          0.579    14.140    mips/dp/myreg/p_0_in__0[0]
    SLICE_X79Y123        LUT3 (Prop_lut3_I2_O)        0.124    14.264 r  mips/dp/myreg/mem_reg_0_127_0_0_i_13/O
                         net (fo=10, routed)          1.093    15.357    mips/dp/myreg/smem_wr
    SLICE_X81Y126        LUT4 (Prop_lut4_I1_O)        0.153    15.510 r  mips/dp/myreg/mem_reg_384_511_0_0_i_1/O
                         net (fo=8, routed)           0.528    16.037    screenmem/mem_reg_384_511_0_0/WE
    SLICE_X80Y123        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.572    14.757    screenmem/mem_reg_384_511_0_0/WCLK
    SLICE_X80Y123        RAMD64E                                      r  screenmem/mem_reg_384_511_0_0/SP.LOW/CLK
                         clock pessimism              0.173    14.930    
                         clock uncertainty           -0.201    14.729    
    SLICE_X80Y123        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    13.993    screenmem/mem_reg_384_511_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         13.993    
                         arrival time                         -16.037    
  -------------------------------------------------------------------
                         slack                                 -2.044    

Slack (VIOLATED) :        -2.033ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_768_895_0_0/DP.HIGH/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.768ns  (logic 2.046ns (17.386%)  route 9.722ns (82.614%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.192     7.880    mips/dp/myreg/rf_reg_r2_0_31_6_11/ADDRA1
    SLICE_X84Y120        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.026 r  mips/dp/myreg/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.738     8.764    mips/dp/myreg/ReadData20[6]
    SLICE_X85Y124        LUT4 (Prop_lut4_I1_O)        0.328     9.092 r  mips/dp/myreg/mem_reg_0_127_0_0_i_65/O
                         net (fo=14, routed)          0.959    10.051    mips/dp/myreg/aluB[6]
    SLICE_X85Y120        LUT5 (Prop_lut5_I3_O)        0.124    10.175 r  mips/dp/myreg/mem_reg_0_255_0_0_i_28/O
                         net (fo=2, routed)           1.051    11.226    mips/dp/myreg/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X80Y118        LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  mips/dp/myreg/mem_reg_128_255_0_0_i_13/O
                         net (fo=1, routed)           0.460    11.810    mips/dp/myreg/mem_reg_128_255_0_0_i_13_n_0
    SLICE_X79Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.934 r  mips/dp/myreg/mem_reg_128_255_0_0_i_5/O
                         net (fo=6, routed)           0.526    12.461    mips/dp/myreg/mem_reg_128_255_0_0_i_5_n_0
    SLICE_X76Y121        LUT5 (Prop_lut5_I2_O)        0.124    12.585 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=8, routed)           0.947    13.532    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X76Y119        LUT5 (Prop_lut5_I2_O)        0.124    13.656 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_40/O
                         net (fo=7, routed)           0.515    14.171    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_40_n_0
    SLICE_X81Y118        LUT3 (Prop_lut3_I1_O)        0.124    14.295 f  mips/dp/myreg/mem_reg_0_127_0_0_i_102/O
                         net (fo=1, routed)           0.406    14.701    mips/dp/myreg/mem_reg_0_127_0_0_i_102_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I2_O)        0.124    14.825 r  mips/dp/myreg/mem_reg_0_127_0_0_i_43/O
                         net (fo=2, routed)           0.309    15.134    mips/dp/myreg/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X81Y121        LUT4 (Prop_lut4_I3_O)        0.124    15.258 r  mips/dp/myreg/mem_reg_0_127_0_0_i_9/O
                         net (fo=121, routed)         1.572    16.830    screenmem/mem_reg_768_895_0_0/A0
    SLICE_X84Y127        RAMD64E                                      r  screenmem/mem_reg_768_895_0_0/DP.HIGH/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.580    14.765    screenmem/mem_reg_768_895_0_0/WCLK
    SLICE_X84Y127        RAMD64E                                      r  screenmem/mem_reg_768_895_0_0/DP.HIGH/CLK
                         clock pessimism              0.173    14.938    
                         clock uncertainty           -0.201    14.737    
    SLICE_X84Y127        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    14.797    screenmem/mem_reg_768_895_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                 -2.033    

Slack (VIOLATED) :        -2.033ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_768_895_0_0/DP.LOW/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        11.768ns  (logic 2.046ns (17.386%)  route 9.722ns (82.614%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=3 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809     5.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.922     1.246 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           2.018     3.264    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.360 r  clkdv/buf12/O
                         net (fo=304, routed)         1.702     5.062    mips/dp/clk12
    SLICE_X85Y121        FDRE                                         r  mips/dp/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y121        FDRE (Prop_fdre_C_Q)         0.456     5.518 r  mips/dp/pc_reg[2]/Q
                         net (fo=58, routed)          1.045     6.564    mips/dp/myreg/pc[2]
    SLICE_X83Y122        LUT6 (Prop_lut6_I1_O)        0.124     6.688 r  mips/dp/myreg/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.192     7.880    mips/dp/myreg/rf_reg_r2_0_31_6_11/ADDRA1
    SLICE_X84Y120        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     8.026 r  mips/dp/myreg/rf_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.738     8.764    mips/dp/myreg/ReadData20[6]
    SLICE_X85Y124        LUT4 (Prop_lut4_I1_O)        0.328     9.092 r  mips/dp/myreg/mem_reg_0_127_0_0_i_65/O
                         net (fo=14, routed)          0.959    10.051    mips/dp/myreg/aluB[6]
    SLICE_X85Y120        LUT5 (Prop_lut5_I3_O)        0.124    10.175 r  mips/dp/myreg/mem_reg_0_255_0_0_i_28/O
                         net (fo=2, routed)           1.051    11.226    mips/dp/myreg/mem_reg_0_255_0_0_i_28_n_0
    SLICE_X80Y118        LUT6 (Prop_lut6_I0_O)        0.124    11.350 r  mips/dp/myreg/mem_reg_128_255_0_0_i_13/O
                         net (fo=1, routed)           0.460    11.810    mips/dp/myreg/mem_reg_128_255_0_0_i_13_n_0
    SLICE_X79Y121        LUT6 (Prop_lut6_I5_O)        0.124    11.934 r  mips/dp/myreg/mem_reg_128_255_0_0_i_5/O
                         net (fo=6, routed)           0.526    12.461    mips/dp/myreg/mem_reg_128_255_0_0_i_5_n_0
    SLICE_X76Y121        LUT5 (Prop_lut5_I2_O)        0.124    12.585 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_38/O
                         net (fo=8, routed)           0.947    13.532    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X76Y119        LUT5 (Prop_lut5_I2_O)        0.124    13.656 r  mips/dp/myreg/rf_reg_r1_0_31_24_29_i_40/O
                         net (fo=7, routed)           0.515    14.171    mips/dp/myreg/rf_reg_r1_0_31_24_29_i_40_n_0
    SLICE_X81Y118        LUT3 (Prop_lut3_I1_O)        0.124    14.295 f  mips/dp/myreg/mem_reg_0_127_0_0_i_102/O
                         net (fo=1, routed)           0.406    14.701    mips/dp/myreg/mem_reg_0_127_0_0_i_102_n_0
    SLICE_X81Y120        LUT6 (Prop_lut6_I2_O)        0.124    14.825 r  mips/dp/myreg/mem_reg_0_127_0_0_i_43/O
                         net (fo=2, routed)           0.309    15.134    mips/dp/myreg/mem_reg_0_127_0_0_i_43_n_0
    SLICE_X81Y121        LUT4 (Prop_lut4_I3_O)        0.124    15.258 r  mips/dp/myreg/mem_reg_0_127_0_0_i_9/O
                         net (fo=121, routed)         1.572    16.830    screenmem/mem_reg_768_895_0_0/A0
    SLICE_X84Y127        RAMD64E                                      r  screenmem/mem_reg_768_895_0_0/DP.LOW/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.580    14.765    screenmem/mem_reg_768_895_0_0/WCLK
    SLICE_X84Y127        RAMD64E                                      r  screenmem/mem_reg_768_895_0_0/DP.LOW/CLK
                         clock pessimism              0.173    14.938    
                         clock uncertainty           -0.201    14.737    
    SLICE_X84Y127        RAMD64E (Setup_ramd64e_CLK_WADR0)
                                                      0.060    14.797    screenmem/mem_reg_768_895_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -16.830    
  -------------------------------------------------------------------
                         slack                                 -2.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_128_255_1_1/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.520ns (43.507%)  route 0.675ns (56.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.589     1.424    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.902 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.457     2.360    mips/dp/myreg/ReadData20[1]
    SLICE_X86Y125        LUT2 (Prop_lut2_I0_O)        0.042     2.402 r  mips/dp/myreg/mem_reg_0_127_1_1_i_1/O
                         net (fo=45, routed)          0.218     2.620    screenmem/mem_reg_128_255_1_1/D
    SLICE_X84Y126        RAMD64E                                      r  screenmem/mem_reg_128_255_1_1/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.856     1.926    screenmem/mem_reg_128_255_1_1/WCLK
    SLICE_X84Y126        RAMD64E                                      r  screenmem/mem_reg_128_255_1_1/SP.LOW/CLK
                         clock pessimism             -0.235     1.690    
                         clock uncertainty            0.201     1.891    
    SLICE_X84Y126        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.077     1.968    screenmem/mem_reg_128_255_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_128_255_1_1/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.520ns (43.507%)  route 0.675ns (56.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.589     1.424    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.902 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.457     2.360    mips/dp/myreg/ReadData20[1]
    SLICE_X86Y125        LUT2 (Prop_lut2_I0_O)        0.042     2.402 r  mips/dp/myreg/mem_reg_0_127_1_1_i_1/O
                         net (fo=45, routed)          0.218     2.620    screenmem/mem_reg_128_255_1_1/D
    SLICE_X84Y126        RAMD64E                                      r  screenmem/mem_reg_128_255_1_1/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.856     1.926    screenmem/mem_reg_128_255_1_1/WCLK
    SLICE_X84Y126        RAMD64E                                      r  screenmem/mem_reg_128_255_1_1/DP.LOW/CLK
                         clock pessimism             -0.235     1.690    
                         clock uncertainty            0.201     1.891    
    SLICE_X84Y126        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.038     1.929    screenmem/mem_reg_128_255_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_128_255_1_1/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.520ns (43.507%)  route 0.675ns (56.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.589     1.424    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.902 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.457     2.360    mips/dp/myreg/ReadData20[1]
    SLICE_X86Y125        LUT2 (Prop_lut2_I0_O)        0.042     2.402 r  mips/dp/myreg/mem_reg_0_127_1_1_i_1/O
                         net (fo=45, routed)          0.218     2.620    screenmem/mem_reg_128_255_1_1/D
    SLICE_X84Y126        RAMD64E                                      r  screenmem/mem_reg_128_255_1_1/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.856     1.926    screenmem/mem_reg_128_255_1_1/WCLK
    SLICE_X84Y126        RAMD64E                                      r  screenmem/mem_reg_128_255_1_1/SP.HIGH/CLK
                         clock pessimism             -0.235     1.690    
                         clock uncertainty            0.201     1.891    
    SLICE_X84Y126        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.034     1.925    screenmem/mem_reg_128_255_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_768_895_1_1/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.520ns (40.851%)  route 0.753ns (59.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.589     1.424    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.902 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.457     2.360    mips/dp/myreg/ReadData20[1]
    SLICE_X86Y125        LUT2 (Prop_lut2_I0_O)        0.042     2.402 r  mips/dp/myreg/mem_reg_0_127_1_1_i_1/O
                         net (fo=45, routed)          0.295     2.697    screenmem/mem_reg_768_895_1_1/D
    SLICE_X84Y128        RAMD64E                                      r  screenmem/mem_reg_768_895_1_1/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.860     1.929    screenmem/mem_reg_768_895_1_1/WCLK
    SLICE_X84Y128        RAMD64E                                      r  screenmem/mem_reg_768_895_1_1/SP.LOW/CLK
                         clock pessimism             -0.235     1.693    
                         clock uncertainty            0.201     1.894    
    SLICE_X84Y128        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.077     1.971    screenmem/mem_reg_768_895_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_0_127_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.603ns (44.826%)  route 0.742ns (55.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.589     1.424    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.916 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.377     2.293    mips/dp/myreg/ReadData20[0]
    SLICE_X86Y125        LUT2 (Prop_lut2_I0_O)        0.111     2.404 r  mips/dp/myreg/mem_reg_0_127_0_0_i_1/O
                         net (fo=45, routed)          0.365     2.770    screenmem/mem_reg_0_127_0_0/D
    SLICE_X80Y124        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.851     1.921    screenmem/mem_reg_0_127_0_0/WCLK
    SLICE_X80Y124        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/SP.LOW/CLK
                         clock pessimism             -0.235     1.685    
                         clock uncertainty            0.201     1.886    
    SLICE_X80Y124        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.030    screenmem/mem_reg_0_127_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.750ns  (arrival time - required time)
  Source:                 mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_896_1023_0_0/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.603ns (44.558%)  route 0.750ns (55.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.589     1.424    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.916 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.377     2.293    mips/dp/myreg/ReadData20[0]
    SLICE_X86Y125        LUT2 (Prop_lut2_I0_O)        0.111     2.404 r  mips/dp/myreg/mem_reg_0_127_0_0_i_1/O
                         net (fo=45, routed)          0.373     2.778    screenmem/mem_reg_896_1023_0_0/D
    SLICE_X78Y125        RAMD64E                                      r  screenmem/mem_reg_896_1023_0_0/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.850     1.919    screenmem/mem_reg_896_1023_0_0/WCLK
    SLICE_X78Y125        RAMD64E                                      r  screenmem/mem_reg_896_1023_0_0/SP.LOW/CLK
                         clock pessimism             -0.235     1.683    
                         clock uncertainty            0.201     1.884    
    SLICE_X78Y125        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.028    screenmem/mem_reg_896_1023_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_768_895_1_1/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.520ns (40.851%)  route 0.753ns (59.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.589     1.424    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.902 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.457     2.360    mips/dp/myreg/ReadData20[1]
    SLICE_X86Y125        LUT2 (Prop_lut2_I0_O)        0.042     2.402 r  mips/dp/myreg/mem_reg_0_127_1_1_i_1/O
                         net (fo=45, routed)          0.295     2.697    screenmem/mem_reg_768_895_1_1/D
    SLICE_X84Y128        RAMD64E                                      r  screenmem/mem_reg_768_895_1_1/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.860     1.929    screenmem/mem_reg_768_895_1_1/WCLK
    SLICE_X84Y128        RAMD64E                                      r  screenmem/mem_reg_768_895_1_1/DP.LOW/CLK
                         clock pessimism             -0.235     1.693    
                         clock uncertainty            0.201     1.894    
    SLICE_X84Y128        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.038     1.932    screenmem/mem_reg_768_895_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_768_895_1_1/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.520ns (40.851%)  route 0.753ns (59.149%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.589     1.424    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.902 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.457     2.360    mips/dp/myreg/ReadData20[1]
    SLICE_X86Y125        LUT2 (Prop_lut2_I0_O)        0.042     2.402 r  mips/dp/myreg/mem_reg_0_127_1_1_i_1/O
                         net (fo=45, routed)          0.295     2.697    screenmem/mem_reg_768_895_1_1/D
    SLICE_X84Y128        RAMD64E                                      r  screenmem/mem_reg_768_895_1_1/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.860     1.929    screenmem/mem_reg_768_895_1_1/WCLK
    SLICE_X84Y128        RAMD64E                                      r  screenmem/mem_reg_768_895_1_1/SP.HIGH/CLK
                         clock pessimism             -0.235     1.693    
                         clock uncertainty            0.201     1.894    
    SLICE_X84Y128        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.034     1.928    screenmem/mem_reg_768_895_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.769    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_0_127_0_0/DP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.603ns (44.826%)  route 0.742ns (55.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.589     1.424    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.916 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.377     2.293    mips/dp/myreg/ReadData20[0]
    SLICE_X86Y125        LUT2 (Prop_lut2_I0_O)        0.111     2.404 r  mips/dp/myreg/mem_reg_0_127_0_0_i_1/O
                         net (fo=45, routed)          0.365     2.770    screenmem/mem_reg_0_127_0_0/D
    SLICE_X80Y124        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/DP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.851     1.921    screenmem/mem_reg_0_127_0_0/WCLK
    SLICE_X80Y124        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/DP.LOW/CLK
                         clock pessimism             -0.235     1.685    
                         clock uncertainty            0.201     1.886    
    SLICE_X80Y124        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.105     1.991    screenmem/mem_reg_0_127_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            screenmem/mem_reg_0_127_0_0/SP.HIGH/I
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.603ns (44.826%)  route 0.742ns (55.174%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.648     0.810    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.836 r  clkdv/buf12/O
                         net (fo=304, routed)         0.589     1.424    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y124        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.916 r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/O
                         net (fo=2, routed)           0.377     2.293    mips/dp/myreg/ReadData20[0]
    SLICE_X86Y125        LUT2 (Prop_lut2_I0_O)        0.111     2.404 r  mips/dp/myreg/mem_reg_0_127_0_0_i_1/O
                         net (fo=45, routed)          0.365     2.770    screenmem/mem_reg_0_127_0_0/D
    SLICE_X80Y124        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.851     1.921    screenmem/mem_reg_0_127_0_0/WCLK
    SLICE_X80Y124        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/SP.HIGH/CLK
                         clock pessimism             -0.235     1.685    
                         clock uncertainty            0.201     1.886    
    SLICE_X80Y124        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     1.987    screenmem/mem_reg_0_127_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.783    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        3.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.228ns  (required time - arrival time)
  Source:                 screenmem/mem_reg_768_895_0_0/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        6.299ns  (logic 2.231ns (35.418%)  route 4.068ns (64.582%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 84.771 - 80.000 ) 
    Source Clock Delay      (SCD):    5.055ns = ( 75.055 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    73.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.697    75.055    screenmem/mem_reg_768_895_0_0/WCLK
    SLICE_X84Y127        RAMD64E                                      r  screenmem/mem_reg_768_895_0_0/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    76.369 r  screenmem/mem_reg_768_895_0_0/SP.HIGH/O
                         net (fo=1, routed)           0.000    76.369    screenmem/mem_reg_768_895_0_0/SPO1
    SLICE_X84Y127        MUXF7 (Prop_muxf7_I1_O)      0.247    76.616 r  screenmem/mem_reg_768_895_0_0/F7.SP/O
                         net (fo=1, routed)           1.074    77.690    screenmem/mem_reg_768_895_0_0_n_1
    SLICE_X78Y127        LUT6 (Prop_lut6_I1_O)        0.298    77.988 r  screenmem/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.807    78.795    screenmem/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X75Y124        LUT6 (Prop_lut6_I2_O)        0.124    78.919 r  screenmem/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=1, routed)           0.578    79.497    dmem/mips_out[0]
    SLICE_X75Y118        LUT4 (Prop_lut4_I3_O)        0.124    79.621 r  dmem/rf_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.459    80.080    mips/dp/myreg/pc_reg[6]_9[0]
    SLICE_X78Y118        LUT5 (Prop_lut5_I0_O)        0.124    80.204 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           1.150    81.354    mips/dp/myreg/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X84Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.583    84.771    mips/dp/myreg/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.173    84.944    
                         clock uncertainty           -0.201    84.743    
    SLICE_X84Y122        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    84.582    mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         84.582    
                         arrival time                         -81.354    
  -------------------------------------------------------------------
                         slack                                  3.228    

Slack (MET) :             3.481ns  (required time - arrival time)
  Source:                 screenmem/mem_reg_768_895_0_0/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        6.043ns  (logic 2.231ns (36.920%)  route 3.812ns (63.080%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 84.768 - 80.000 ) 
    Source Clock Delay      (SCD):    5.055ns = ( 75.055 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    73.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.697    75.055    screenmem/mem_reg_768_895_0_0/WCLK
    SLICE_X84Y127        RAMD64E                                      r  screenmem/mem_reg_768_895_0_0/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y127        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    76.369 r  screenmem/mem_reg_768_895_0_0/SP.HIGH/O
                         net (fo=1, routed)           0.000    76.369    screenmem/mem_reg_768_895_0_0/SPO1
    SLICE_X84Y127        MUXF7 (Prop_muxf7_I1_O)      0.247    76.616 r  screenmem/mem_reg_768_895_0_0/F7.SP/O
                         net (fo=1, routed)           1.074    77.690    screenmem/mem_reg_768_895_0_0_n_1
    SLICE_X78Y127        LUT6 (Prop_lut6_I1_O)        0.298    77.988 r  screenmem/rf_reg_r1_0_31_0_5_i_69/O
                         net (fo=1, routed)           0.807    78.795    screenmem/rf_reg_r1_0_31_0_5_i_69_n_0
    SLICE_X75Y124        LUT6 (Prop_lut6_I2_O)        0.124    78.919 r  screenmem/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=1, routed)           0.578    79.497    dmem/mips_out[0]
    SLICE_X75Y118        LUT4 (Prop_lut4_I3_O)        0.124    79.621 r  dmem/rf_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.459    80.080    mips/dp/myreg/pc_reg[6]_9[0]
    SLICE_X78Y118        LUT5 (Prop_lut5_I0_O)        0.124    80.204 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.894    81.098    mips/dp/myreg/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.580    84.768    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.173    84.941    
                         clock uncertainty           -0.201    84.740    
    SLICE_X84Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    84.579    mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         84.579    
                         arrival time                         -81.098    
  -------------------------------------------------------------------
                         slack                                  3.481    

Slack (MET) :             3.698ns  (required time - arrival time)
  Source:                 screenmem/mem_reg_384_511_1_1/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        5.738ns  (logic 2.107ns (36.717%)  route 3.631ns (63.283%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 84.768 - 80.000 ) 
    Source Clock Delay      (SCD):    5.046ns = ( 75.046 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    73.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.688    75.046    screenmem/mem_reg_384_511_1_1/WCLK
    SLICE_X78Y122        RAMD64E                                      r  screenmem/mem_reg_384_511_1_1/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    76.360 r  screenmem/mem_reg_384_511_1_1/SP.HIGH/O
                         net (fo=1, routed)           0.000    76.360    screenmem/mem_reg_384_511_1_1/SPO1
    SLICE_X78Y122        MUXF7 (Prop_muxf7_I1_O)      0.247    76.607 r  screenmem/mem_reg_384_511_1_1/F7.SP/O
                         net (fo=1, routed)           1.288    77.895    screenmem/mem_reg_384_511_1_1_n_1
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.298    78.193 r  screenmem/rf_reg_r1_0_31_0_5_i_42/O
                         net (fo=1, routed)           0.778    78.971    mips/dp/myreg/x_reg[6]_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I4_O)        0.124    79.095 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.511    79.606    mips/dp/myreg/out[1]
    SLICE_X76Y118        LUT6 (Prop_lut6_I3_O)        0.124    79.730 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           1.055    80.785    mips/dp/myreg/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.580    84.768    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.173    84.941    
                         clock uncertainty           -0.201    84.740    
    SLICE_X84Y124        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    84.482    mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         84.482    
                         arrival time                         -80.785    
  -------------------------------------------------------------------
                         slack                                  3.698    

Slack (MET) :             3.955ns  (required time - arrival time)
  Source:                 screenmem/mem_reg_384_511_1_1/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - sys_clk_pin rise@70.000ns)
  Data Path Delay:        5.484ns  (logic 2.107ns (38.420%)  route 3.377ns (61.580%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 84.771 - 80.000 ) 
    Source Clock Delay      (SCD):    5.046ns = ( 75.046 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    73.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.688    75.046    screenmem/mem_reg_384_511_1_1/WCLK
    SLICE_X78Y122        RAMD64E                                      r  screenmem/mem_reg_384_511_1_1/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y122        RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.314    76.360 r  screenmem/mem_reg_384_511_1_1/SP.HIGH/O
                         net (fo=1, routed)           0.000    76.360    screenmem/mem_reg_384_511_1_1/SPO1
    SLICE_X78Y122        MUXF7 (Prop_muxf7_I1_O)      0.247    76.607 r  screenmem/mem_reg_384_511_1_1/F7.SP/O
                         net (fo=1, routed)           1.288    77.895    screenmem/mem_reg_384_511_1_1_n_1
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.298    78.193 r  screenmem/rf_reg_r1_0_31_0_5_i_42/O
                         net (fo=1, routed)           0.778    78.971    mips/dp/myreg/x_reg[6]_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I4_O)        0.124    79.095 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.511    79.606    mips/dp/myreg/out[1]
    SLICE_X76Y118        LUT6 (Prop_lut6_I3_O)        0.124    79.730 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.800    80.530    mips/dp/myreg/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X84Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    83.188 r  clkdv/buf12/O
                         net (fo=304, routed)         1.583    84.771    mips/dp/myreg/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.173    84.944    
                         clock uncertainty           -0.201    84.743    
    SLICE_X84Y122        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    84.485    mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         84.485    
                         arrival time                         -80.530    
  -------------------------------------------------------------------
                         slack                                  3.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.190ns  (arrival time - required time)
  Source:                 screenmem/mem_reg_1024_1151_1_1/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.659ns (36.915%)  route 1.126ns (63.085%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.588     1.421    screenmem/mem_reg_1024_1151_1_1/WCLK
    SLICE_X80Y119        RAMD64E                                      r  screenmem/mem_reg_1024_1151_1_1/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y119        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     1.807 r  screenmem/mem_reg_1024_1151_1_1/SP.HIGH/O
                         net (fo=1, routed)           0.000     1.807    screenmem/mem_reg_1024_1151_1_1/SPO1
    SLICE_X80Y119        MUXF7 (Prop_muxf7_I1_O)      0.075     1.882 r  screenmem/mem_reg_1024_1151_1_1/F7.SP/O
                         net (fo=1, routed)           0.245     2.127    mips/dp/myreg/x_reg[6]_1
    SLICE_X76Y119        LUT4 (Prop_lut4_I3_O)        0.108     2.235 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.308     2.543    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I1_O)        0.045     2.588 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.199     2.787    mips/dp/myreg/out[1]
    SLICE_X76Y118        LUT6 (Prop_lut6_I3_O)        0.045     2.832 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.374     3.207    mips/dp/myreg/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X84Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.860     1.932    mips/dp/myreg/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.235     1.696    
                         clock uncertainty            0.201     1.897    
    SLICE_X84Y122        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.017    mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           3.207    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 screenmem/mem_reg_0_127_0_0/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.919ns  (logic 0.704ns (36.685%)  route 1.215ns (63.315%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.583     1.416    screenmem/mem_reg_0_127_0_0/WCLK
    SLICE_X80Y124        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     1.802 r  screenmem/mem_reg_0_127_0_0/SP.HIGH/O
                         net (fo=1, routed)           0.000     1.802    screenmem/mem_reg_0_127_0_0/SPO1
    SLICE_X80Y124        MUXF7 (Prop_muxf7_I1_O)      0.075     1.877 r  screenmem/mem_reg_0_127_0_0/F7.SP/O
                         net (fo=1, routed)           0.261     2.139    screenmem/mem_reg_0_127_0_0_n_1
    SLICE_X74Y125        LUT6 (Prop_lut6_I5_O)        0.108     2.247 r  screenmem/rf_reg_r1_0_31_0_5_i_70/O
                         net (fo=1, routed)           0.163     2.410    screenmem/rf_reg_r1_0_31_0_5_i_70_n_0
    SLICE_X75Y124        LUT6 (Prop_lut6_I4_O)        0.045     2.455 r  screenmem/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=1, routed)           0.229     2.684    dmem/mips_out[0]
    SLICE_X75Y118        LUT4 (Prop_lut4_I3_O)        0.045     2.729 r  dmem/rf_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.175     2.904    mips/dp/myreg/pc_reg[6]_9[0]
    SLICE_X78Y118        LUT5 (Prop_lut5_I0_O)        0.045     2.949 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.386     3.335    mips/dp/myreg/rf_reg_r2_0_31_0_5/DIA0
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.858     1.929    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.235     1.693    
                         clock uncertainty            0.201     1.894    
    SLICE_X84Y124        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.041    mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           3.335    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 screenmem/mem_reg_1024_1151_1_1/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.659ns (34.803%)  route 1.235ns (65.197%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.588     1.421    screenmem/mem_reg_1024_1151_1_1/WCLK
    SLICE_X80Y119        RAMD64E                                      r  screenmem/mem_reg_1024_1151_1_1/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y119        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     1.807 r  screenmem/mem_reg_1024_1151_1_1/SP.HIGH/O
                         net (fo=1, routed)           0.000     1.807    screenmem/mem_reg_1024_1151_1_1/SPO1
    SLICE_X80Y119        MUXF7 (Prop_muxf7_I1_O)      0.075     1.882 r  screenmem/mem_reg_1024_1151_1_1/F7.SP/O
                         net (fo=1, routed)           0.245     2.127    mips/dp/myreg/x_reg[6]_1
    SLICE_X76Y119        LUT4 (Prop_lut4_I3_O)        0.108     2.235 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_40/O
                         net (fo=1, routed)           0.308     2.543    mips/dp/myreg/rf_reg_r1_0_31_0_5_i_40_n_0
    SLICE_X77Y123        LUT6 (Prop_lut6_I1_O)        0.045     2.588 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_20/O
                         net (fo=1, routed)           0.199     2.787    mips/dp/myreg/out[1]
    SLICE_X76Y118        LUT6 (Prop_lut6_I3_O)        0.045     2.832 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.483     3.315    mips/dp/myreg/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.858     1.929    mips/dp/myreg/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X84Y124        RAMD32                                       r  mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.235     1.693    
                         clock uncertainty            0.201     1.894    
    SLICE_X84Y124        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120     2.014    mips/dp/myreg/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.375ns  (arrival time - required time)
  Source:                 screenmem/mem_reg_0_127_0_0/SP.HIGH/CLK
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.704ns (35.160%)  route 1.298ns (64.840%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.932ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.583     1.416    screenmem/mem_reg_0_127_0_0/WCLK
    SLICE_X80Y124        RAMD64E                                      r  screenmem/mem_reg_0_127_0_0/SP.HIGH/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        RAMD64E (Prop_ramd64e_CLK_O)
                                                      0.386     1.802 r  screenmem/mem_reg_0_127_0_0/SP.HIGH/O
                         net (fo=1, routed)           0.000     1.802    screenmem/mem_reg_0_127_0_0/SPO1
    SLICE_X80Y124        MUXF7 (Prop_muxf7_I1_O)      0.075     1.877 r  screenmem/mem_reg_0_127_0_0/F7.SP/O
                         net (fo=1, routed)           0.261     2.139    screenmem/mem_reg_0_127_0_0_n_1
    SLICE_X74Y125        LUT6 (Prop_lut6_I5_O)        0.108     2.247 r  screenmem/rf_reg_r1_0_31_0_5_i_70/O
                         net (fo=1, routed)           0.163     2.410    screenmem/rf_reg_r1_0_31_0_5_i_70_n_0
    SLICE_X75Y124        LUT6 (Prop_lut6_I4_O)        0.045     2.455 r  screenmem/rf_reg_r1_0_31_0_5_i_43/O
                         net (fo=1, routed)           0.229     2.684    dmem/mips_out[0]
    SLICE_X75Y118        LUT4 (Prop_lut4_I3_O)        0.045     2.729 r  dmem/rf_reg_r1_0_31_0_5_i_23/O
                         net (fo=1, routed)           0.175     2.904    mips/dp/myreg/pc_reg[6]_9[0]
    SLICE_X78Y118        LUT5 (Prop_lut5_I0_O)        0.045     2.949 r  mips/dp/myreg/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.469     3.419    mips/dp/myreg/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X84Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.071 r  clkdv/buf12/O
                         net (fo=304, routed)         0.860     1.932    mips/dp/myreg/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X84Y122        RAMD32                                       r  mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.235     1.696    
                         clock uncertainty            0.201     1.897    
    SLICE_X84Y122        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.044    mips/dp/myreg/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  1.375    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        5.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.007ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.745ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        3.555ns  (logic 0.718ns (20.197%)  route 2.837ns (79.803%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.097ns = ( 83.097 - 80.000 ) 
    Source Clock Delay      (SCD):    3.488ns = ( 73.488 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.072ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk (IN)
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780    73.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    73.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.809    75.168    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    71.246 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           2.242    73.488    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.419    73.907 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.457    74.363    clkdv/p_0_in
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.299    74.662 f  clkdv/buf100_i_1/O
                         net (fo=2, routed)           2.380    77.043    clkdv/not_clock_enable
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk (IN)
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    83.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    83.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         1.683    84.868    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.694    81.174 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.923    83.097    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf12/I0
                         clock pessimism              0.072    83.169    
                         clock uncertainty           -0.222    82.947    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    82.788    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         82.788    
                         arrival time                         -77.043    
  -------------------------------------------------------------------
                         slack                                  5.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.007ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.417ns  (logic 0.227ns (16.021%)  route 1.190ns (83.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.042ns
    Source Clock Delay      (SCD):    0.833ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.624     1.458    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296     0.162 r  clkdv/mmcm/CLKOUT0
                         net (fo=3, routed)           0.671     0.833    clkdv/clkout0
    SLICE_X40Y44         FDRE                                         r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.128     0.961 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.163     1.123    clkdv/p_0_in
    SLICE_X40Y44         LUT2 (Prop_lut2_I0_O)        0.099     1.222 f  clkdv/buf100_i_1/O
                         net (fo=2, routed)           1.027     2.250    clkdv/not_clock_enable
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=124, routed)         0.898     1.967    clkdv/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.625     0.342 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.700     1.042    clkdv/clkout3
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  clkdv/buf12/I0
                         clock pessimism             -0.180     0.862    
                         clock uncertainty            0.222     1.084    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.243    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  1.007    





