// Seed: 1746248978
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input wand id_7,
    input tri0 id_8,
    output wand id_9,
    input tri1 id_10[-1 : 1  -  -1  +  ~  -1],
    output uwire id_11,
    input tri0 id_12,
    input tri0 id_13,
    input tri1 id_14,
    input uwire id_15,
    output wire id_16,
    input wor id_17
);
  wire id_19;
  wire [1 : -1] id_20;
  assign id_11 = !1;
endmodule
module module_1 #(
    parameter id_3  = 32'd67,
    parameter id_37 = 32'd18
) (
    input wand id_0,
    inout wor id_1,
    input supply1 id_2,
    input wire _id_3,
    output supply0 id_4,
    input wor id_5[id_3 : id_37],
    output wor id_6,
    input tri0 id_7,
    output wire id_8,
    input supply1 id_9,
    input supply1 id_10,
    input uwire id_11,
    output tri1 id_12,
    input wire id_13,
    output uwire id_14,
    input tri id_15,
    output supply0 id_16,
    output wire id_17#(
        .id_39('b0),
        .id_40((-1)),
        .id_41(-1'b0),
        .id_42(1),
        .id_43(1 - 1)
    ),
    output logic id_18,
    input tri id_19,
    input uwire id_20,
    output wor id_21,
    input wire id_22,
    input tri0 id_23,
    input wand id_24,
    input uwire id_25,
    output uwire id_26,
    input wor id_27,
    output wire id_28,
    output wire id_29,
    input wand id_30,
    input supply0 id_31,
    input wire id_32,
    input wor id_33
    , id_44,
    output supply0 id_34,
    input wire id_35,
    output tri1 id_36,
    inout tri0 _id_37
);
  always id_18 = id_19;
  module_0 modCall_1 (
      id_6,
      id_23,
      id_17,
      id_22,
      id_9,
      id_21,
      id_21,
      id_33,
      id_35,
      id_26,
      id_7,
      id_21,
      id_5,
      id_27,
      id_30,
      id_1,
      id_36,
      id_13
  );
  assign modCall_1.id_4 = 0;
endmodule
