Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 6555254e9ca34d6681f8420d887e07a7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot axi_conv_fp_3x3_tb_behav xil_defaultlib.axi_conv_fp_3x3_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port b [c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/conv.v:69]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port b [c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/conv.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 24 for port b [c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/conv.v:71]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/shift.v" Line 4. Module shift_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/shift.v" Line 4. Module shift_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/shift.v" Line 4. Module shift_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/shift.v" Line 4. Module shift_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/shift.v" Line 4. Module shift_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/shift.v" Line 4. Module shift_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/shift.v" Line 4. Module shift_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/shift.v" Line 4. Module shift_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/shift.v" Line 4. Module shift_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/shift.v" Line 4. Module shift_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/shift.v" Line 4. Module shift_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "c:/users/tung/desktop/axis_convolution_v1/ip_repo/axi_conv_fp_3x3_1.0/hdl/shift.v" Line 4. Module shift_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.qmults
Compiling module xil_defaultlib.qadd
Compiling module xil_defaultlib.mac
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.shift_default
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.axi_conv_fp_3x3_v1_0
Compiling module xil_defaultlib.axi_conv_fp_3x3_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot axi_conv_fp_3x3_tb_behav
