{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571012032453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571012032463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 18:13:52 2019 " "Processing started: Sun Oct 13 18:13:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571012032463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012032463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ktane_mem -c ktane_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off ktane_mem -c ktane_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012032463 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571012033959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571012033959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_sevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_sevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevseg " "Found entity 1: sevseg" {  } { { "bcd_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/bcd_to_sevseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012052361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012052361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extras_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file extras_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 extras_mem " "Found entity 1: extras_mem" {  } { { "extras_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012052370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012052370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file button_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_mem " "Found entity 1: button_mem" {  } { { "button_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012052379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012052379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keypad_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file keypad_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_mem " "Found entity 1: keypad_mem" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012052387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012052387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "morse_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file morse_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_mem " "Found entity 1: morse_mem" {  } { { "morse_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/morse_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012052396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012052396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wire_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file wire_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_mem " "Found entity 1: wire_mem" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012052404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012052404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ktane_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ktane_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ktane_mem " "Found entity 1: ktane_mem" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012052413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012052413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "dual_port_ram.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/dual_port_ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012052421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012052421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_led.v 1 1 " "Found 1 design units, including 1 entities, in source file rgb_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_led " "Found entity 1: rgb_led" {  } { { "rgb_led.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/rgb_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012052431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012052431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/mux5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012052440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012052440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/timer/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/timer/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../timer/timer.v" "" { Text "C:/intelFPGA_lite/18.1/timer/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012052449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012052449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/timer/sec_to_sevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/timer/sec_to_sevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec_to_sevseg " "Found entity 1: sec_to_sevseg" {  } { { "../timer/sec_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012052459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012052459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ktane_mem " "Elaborating entity \"ktane_mem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571012052674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram dual_port_ram:ram " "Elaborating entity \"dual_port_ram\" for hierarchy \"dual_port_ram:ram\"" {  } { { "ktane_mem.v" "ram" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012052679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_mem button_mem:button_mem " "Elaborating entity \"button_mem\" for hierarchy \"button_mem:button_mem\"" {  } { { "ktane_mem.v" "button_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012052684 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setWord button_mem.v(15) " "Verilog HDL or VHDL warning at button_mem.v(15): object \"setWord\" assigned a value but never read" {  } { { "button_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571012052686 "|ktane_mem|button_mem:button_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scl button_mem.v(11) " "Output port \"scl\" at button_mem.v(11) has no driver" {  } { { "button_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571012052686 "|ktane_mem|button_mem:button_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_led button_mem:button_mem\|rgb_led:l1 " "Elaborating entity \"rgb_led\" for hierarchy \"button_mem:button_mem\|rgb_led:l1\"" {  } { { "button_mem.v" "l1" { Text "C:/intelFPGA_lite/18.1/ktane_mem/button_mem.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012052688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 rgb_led.v(17) " "Verilog HDL assignment warning at rgb_led.v(17): truncated value with size 32 to match size of target (5)" {  } { { "rgb_led.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/rgb_led.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571012052689 "|ktane_mem|button_mem:button_mem|rgb_led:l1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_mem keypad_mem:keypad_mem " "Elaborating entity \"keypad_mem\" for hierarchy \"keypad_mem:keypad_mem\"" {  } { { "ktane_mem.v" "keypad_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012052693 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph1 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph1\" assigned a value but never read" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571012052695 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph2 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph2\" assigned a value but never read" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571012052695 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph3 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph3\" assigned a value but never read" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571012052695 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph4 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph4\" assigned a value but never read" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571012052695 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scl keypad_mem.v(12) " "Output port \"scl\" at keypad_mem.v(12) has no driver" {  } { { "keypad_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/keypad_mem.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1571012052695 "|ktane_mem|keypad_mem:keypad_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_mem morse_mem:morse_mem " "Elaborating entity \"morse_mem\" for hierarchy \"morse_mem:morse_mem\"" {  } { { "ktane_mem.v" "morse_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012052697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevseg morse_mem:morse_mem\|sevseg:s1 " "Elaborating entity \"sevseg\" for hierarchy \"morse_mem:morse_mem\|sevseg:s1\"" {  } { { "morse_mem.v" "s1" { Text "C:/intelFPGA_lite/18.1/ktane_mem/morse_mem.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012052701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_mem wire_mem:wires_mem " "Elaborating entity \"wire_mem\" for hierarchy \"wire_mem:wires_mem\"" {  } { { "ktane_mem.v" "wires_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012052707 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "val1 wire_mem.v(12) " "Verilog HDL warning at wire_mem.v(12): object val1 used but never assigned" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571012052710 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "val2 wire_mem.v(12) " "Verilog HDL warning at wire_mem.v(12): object val2 used but never assigned" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571012052710 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "val3 wire_mem.v(12) " "Verilog HDL warning at wire_mem.v(12): object val3 used but never assigned" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571012052711 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "val4 wire_mem.v(12) " "Verilog HDL warning at wire_mem.v(12): object val4 used but never assigned" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571012052711 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "val5 wire_mem.v(12) " "Verilog HDL warning at wire_mem.v(12): object val5 used but never assigned" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571012052712 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "val6 wire_mem.v(12) " "Verilog HDL warning at wire_mem.v(12): object val6 used but never assigned" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571012052712 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "val1 0 wire_mem.v(12) " "Net \"val1\" at wire_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571012052712 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "val2 0 wire_mem.v(12) " "Net \"val2\" at wire_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571012052712 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "val3 0 wire_mem.v(12) " "Net \"val3\" at wire_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571012052712 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "val4 0 wire_mem.v(12) " "Net \"val4\" at wire_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571012052712 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "val5 0 wire_mem.v(12) " "Net \"val5\" at wire_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571012052712 "|ktane_mem|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "val6 0 wire_mem.v(12) " "Net \"val6\" at wire_mem.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "wire_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/wire_mem.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571012052712 "|ktane_mem|wire_mem:wires_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extras_mem extras_mem:extras_mem " "Elaborating entity \"extras_mem\" for hierarchy \"extras_mem:extras_mem\"" {  } { { "ktane_mem.v" "extras_mem" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012052717 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setStrikes extras_mem.v(14) " "Verilog HDL or VHDL warning at extras_mem.v(14): object \"setStrikes\" assigned a value but never read" {  } { { "extras_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571012052720 "|ktane_mem|extras_mem:extras_mem"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "numStrikes extras_mem.v(16) " "Verilog HDL warning at extras_mem.v(16): object numStrikes used but never assigned" {  } { { "extras_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 16 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1571012052720 "|ktane_mem|extras_mem:extras_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "numStrikes 0 extras_mem.v(16) " "Net \"numStrikes\" at extras_mem.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "extras_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571012052720 "|ktane_mem|extras_mem:extras_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer extras_mem:extras_mem\|timer:t1 " "Elaborating entity \"timer\" for hierarchy \"extras_mem:extras_mem\|timer:t1\"" {  } { { "extras_mem.v" "t1" { Text "C:/intelFPGA_lite/18.1/ktane_mem/extras_mem.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012052725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 timer.v(25) " "Verilog HDL assignment warning at timer.v(25): truncated value with size 32 to match size of target (17)" {  } { { "../timer/timer.v" "" { Text "C:/intelFPGA_lite/18.1/timer/timer.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571012052728 "|ktane_mem|extras_mem:extras_mem|timer:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_to_sevseg extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1 " "Elaborating entity \"sec_to_sevseg\" for hierarchy \"extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\"" {  } { { "../timer/timer.v" "s1" { Text "C:/intelFPGA_lite/18.1/timer/timer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012052733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(13) " "Verilog HDL assignment warning at sec_to_sevseg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "../timer/sec_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571012052735 "|ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(14) " "Verilog HDL assignment warning at sec_to_sevseg.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../timer/sec_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571012052735 "|ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(15) " "Verilog HDL assignment warning at sec_to_sevseg.v(15): truncated value with size 32 to match size of target (4)" {  } { { "../timer/sec_to_sevseg.v" "" { Text "C:/intelFPGA_lite/18.1/timer/sec_to_sevseg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571012052735 "|ktane_mem|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 mux5:output_mux " "Elaborating entity \"mux5\" for hierarchy \"mux5:output_mux\"" {  } { { "ktane_mem.v" "output_mux" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012052776 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dual_port_ram:ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dual_port_ram:ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ktane_mem.ram0_dual_port_ram_e5e0e564.hdl.mif " "Parameter INIT_FILE set to db/ktane_mem.ram0_dual_port_ram_e5e0e564.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1571012054090 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1571012054090 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571012054090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_port_ram:ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"dual_port_ram:ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012055605 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_port_ram:ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"dual_port_ram:ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ktane_mem.ram0_dual_port_ram_e5e0e564.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ktane_mem.ram0_dual_port_ram_e5e0e564.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571012055607 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571012055607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gus1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gus1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gus1 " "Found entity 1: altsyncram_gus1" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012055894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012055894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012056282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012056282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571012056520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012056520 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a16 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a17 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a18 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a19 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a20 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a21 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a22 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a23 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a24 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a25 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 794 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a26 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 824 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a27 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a28 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 884 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a29 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a30 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a31 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a32 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1004 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a33 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a34 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a35 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a36 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a37 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a38 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a39 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a40 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1244 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a41 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1274 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a42 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1304 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a43 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a44 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a45 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a46 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a47 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a48 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1484 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a49 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a50 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1544 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a51 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a52 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a53 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a54 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1664 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a55 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1694 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a56 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1724 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a57 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a58 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a59 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1814 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a60 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1844 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a61 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a62 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1904 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a63 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1934 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a64 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a65 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 1994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a66 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2024 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a67 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2054 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a68 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2084 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a69 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2114 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a70 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a71 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2174 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a72 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a73 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2234 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a74 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2264 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a75 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a76 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a77 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a78 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2384 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a79 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a80 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2444 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a81 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2474 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a82 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a83 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2534 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a84 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a85 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2594 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a86 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a87 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2654 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a88 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2684 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a89 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a90 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2744 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a91 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a92 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2804 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a93 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2834 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a94 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2864 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a95 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2894 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a96 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a97 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2954 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a98 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 2984 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a99 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3014 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a100 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3044 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a101 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3074 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a102 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a103 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a104 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3164 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a105 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3194 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a106 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a107 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3254 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a108 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3284 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a109 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a110 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a111 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3374 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a112 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3404 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a113 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a114 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3464 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a115 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a116 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a117 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a118 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3584 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a119 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3614 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a120 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a121 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a122 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a123 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a124 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a125 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3794 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a126 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3824 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a127 " "Synthesized away node \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012057112 "|ktane_mem|dual_port_ram:ram|altsyncram:ram_rtl_0|altsyncram_gus1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1571012057112 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1571012057112 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571012057356 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sda " "bidirectional pin \"sda\" has no driver" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1571012057459 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1571012057459 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "scl GND " "Pin \"scl\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|scl"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[0\] GND " "Pin \"led1\[0\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|led1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[0\] GND " "Pin \"led2\[0\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|led2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_led VCC " "Pin \"morse_led\" is stuck at VCC" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_leds\[0\] VCC " "Pin \"keypad_leds\[0\]\" is stuck at VCC" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|keypad_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_leds\[1\] VCC " "Pin \"keypad_leds\[1\]\" is stuck at VCC" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|keypad_leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_leds\[2\] VCC " "Pin \"keypad_leds\[2\]\" is stuck at VCC" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|keypad_leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "keypad_leds\[3\] VCC " "Pin \"keypad_leds\[3\]\" is stuck at VCC" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|keypad_leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[0\] VCC " "Pin \"morse_sevseg1\[0\]\" is stuck at VCC" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[1\] GND " "Pin \"morse_sevseg1\[1\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[2\] GND " "Pin \"morse_sevseg1\[2\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[3\] VCC " "Pin \"morse_sevseg1\[3\]\" is stuck at VCC" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[4\] VCC " "Pin \"morse_sevseg1\[4\]\" is stuck at VCC" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[5\] GND " "Pin \"morse_sevseg1\[5\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg1\[6\] GND " "Pin \"morse_sevseg1\[6\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[0\] GND " "Pin \"morse_sevseg2\[0\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[1\] GND " "Pin \"morse_sevseg2\[1\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[2\] GND " "Pin \"morse_sevseg2\[2\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[3\] GND " "Pin \"morse_sevseg2\[3\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[4\] VCC " "Pin \"morse_sevseg2\[4\]\" is stuck at VCC" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[5\] VCC " "Pin \"morse_sevseg2\[5\]\" is stuck at VCC" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "morse_sevseg2\[6\] GND " "Pin \"morse_sevseg2\[6\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|morse_sevseg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg1\[0\] GND " "Pin \"timer_sevseg1\[0\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg1\[1\] GND " "Pin \"timer_sevseg1\[1\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg1\[2\] GND " "Pin \"timer_sevseg1\[2\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg1\[3\] GND " "Pin \"timer_sevseg1\[3\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg1\[4\] GND " "Pin \"timer_sevseg1\[4\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg1\[5\] GND " "Pin \"timer_sevseg1\[5\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg1\[6\] VCC " "Pin \"timer_sevseg1\[6\]\" is stuck at VCC" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg2\[0\] GND " "Pin \"timer_sevseg2\[0\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg2\[1\] GND " "Pin \"timer_sevseg2\[1\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg2\[2\] GND " "Pin \"timer_sevseg2\[2\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg2\[3\] GND " "Pin \"timer_sevseg2\[3\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg2\[4\] GND " "Pin \"timer_sevseg2\[4\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg2\[5\] GND " "Pin \"timer_sevseg2\[5\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg2\[6\] VCC " "Pin \"timer_sevseg2\[6\]\" is stuck at VCC" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg3\[0\] GND " "Pin \"timer_sevseg3\[0\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg3\[1\] GND " "Pin \"timer_sevseg3\[1\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg3\[2\] GND " "Pin \"timer_sevseg3\[2\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg3\[3\] GND " "Pin \"timer_sevseg3\[3\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg3\[4\] GND " "Pin \"timer_sevseg3\[4\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg3\[5\] GND " "Pin \"timer_sevseg3\[5\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timer_sevseg3\[6\] VCC " "Pin \"timer_sevseg3\[6\]\" is stuck at VCC" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|timer_sevseg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "strike_leds\[0\] GND " "Pin \"strike_leds\[0\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|strike_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "strike_leds\[1\] GND " "Pin \"strike_leds\[1\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|strike_leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "strike_leds\[2\] GND " "Pin \"strike_leds\[2\]\" is stuck at GND" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571012057486 "|ktane_mem|strike_leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571012057486 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571012057753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571012058383 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"dual_port_ram:ram\|altsyncram:ram_rtl_0\|altsyncram_gus1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_gus1.tdf" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/db/altsyncram_gus1.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 56 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012058452 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571012059267 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571012059267 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "No output dependent on input pin \"en\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012060222 "|ktane_mem|en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button " "No output dependent on input pin \"button\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012060222 "|ktane_mem|button"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "morse_left " "No output dependent on input pin \"morse_left\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012060222 "|ktane_mem|morse_left"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "morse_right " "No output dependent on input pin \"morse_right\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012060222 "|ktane_mem|morse_right"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "morse_tx " "No output dependent on input pin \"morse_tx\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012060222 "|ktane_mem|morse_tx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_TL " "No output dependent on input pin \"keypad_TL\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012060222 "|ktane_mem|keypad_TL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_TR " "No output dependent on input pin \"keypad_TR\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012060222 "|ktane_mem|keypad_TR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_LL " "No output dependent on input pin \"keypad_LL\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012060222 "|ktane_mem|keypad_LL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keypad_LR " "No output dependent on input pin \"keypad_LR\"" {  } { { "ktane_mem.v" "" { Text "C:/intelFPGA_lite/18.1/ktane_mem/ktane_mem.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1571012060222 "|ktane_mem|keypad_LR"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1571012060222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571012060223 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571012060223 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1571012060223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571012060223 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1571012060223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571012060223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 202 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 202 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571012060394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 18:14:20 2019 " "Processing ended: Sun Oct 13 18:14:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571012060394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571012060394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571012060394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571012060394 ""}
