/Users/prateek/Desktop/verilog-eval/temp_top.sv:35: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob154_fsm_ps2data_test.sv:31: $finish called at 8096 (1ps)
Hint: Output 'out_bytes' has 490 mismatches. First mismatch occurred at time 210.
Hint: Output 'done' has 490 mismatches. First mismatch occurred at time 240.
Hint: Total mismatched samples is 664 out of 1619 samples

Simulation finished at 8096 ps
Mismatches: 664 in 1619 samples
