
AVRASM ver. 2.1.30  D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\PEM1.asm Fri Dec 29 10:48:07 2017

D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\PEM1.asm(1094): warning: Register r3 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\PEM1.asm(1095): warning: Register r4 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\PEM1.asm(1096): warning: Register r6 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\PEM1.asm(1097): warning: Register r5 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\PEM1.asm(1098): warning: Register r8 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\PEM1.asm(1099): warning: Register r7 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\PEM1.asm(1100): warning: Register r10 already defined by the .DEF directive
D:\Altium Designer PCB\MRL [At]Work 2017\MINI Control Board\MICRO TEST Version1 Source Code\Debug\List\PEM1.asm(1101): warning: Register r9 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega2560
                 ;Program type           : Application
                 ;Clock frequency        : 14.745600 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 2048 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega2560
                 	#pragma AVRPART MEMORY PROG_FLASH 262144
                 	#pragma AVRPART MEMORY EEPROM 4096
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 8192
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU EECR=0x1F
                 	.EQU EEDR=0x20
                 	.EQU EEARL=0x21
                 	.EQU EEARH=0x22
                 	.EQU SPSR=0x2D
                 	.EQU SPDR=0x2E
                 	.EQU SMCR=0x33
                 	.EQU MCUSR=0x34
                 	.EQU MCUCR=0x35
                 	.EQU WDTCSR=0x60
                 	.EQU UCSR0A=0xC0
                 	.EQU UDR0=0xC6
                 	.EQU RAMPZ=0x3B
                 	.EQU EIND=0x3C
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x74
                 	.EQU XMCRB=0x75
                 	.EQU GPIOR0=0x1E
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0200
                 	.EQU __SRAM_END=0x21FF
                 	.EQU __DSTACK_SIZE=0x0800
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _i=R3
                 	.DEF _i_msb=R4
                 	.DEF _rx_wr_index0=R6
                 	.DEF _rx_rd_index0=R5
                 	.DEF _rx_counter0=R8
                 	.DEF _tx_wr_index0=R7
                 	.DEF _tx_rd_index0=R10
                 	.DEF _tx_counter0=R9
                 
                 ;GPIOR0 INITIALIZATION VALUE
                 	.EQU __GPIOR0_INIT=0x00
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0083 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 00b8 	JMP  _usart0_rx_isr
000034 940c 0000 	JMP  0x00
000036 940c 00d8 	JMP  _usart0_tx_isr
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 0000 	JMP  0x00
00003e 940c 0000 	JMP  0x00
000040 940c 0000 	JMP  0x00
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
000046 940c 0000 	JMP  0x00
000048 940c 0000 	JMP  0x00
00004a 940c 0000 	JMP  0x00
00004c 940c 0000 	JMP  0x00
00004e 940c 0000 	JMP  0x00
000050 940c 0000 	JMP  0x00
000052 940c 0000 	JMP  0x00
000054 940c 0000 	JMP  0x00
000056 940c 0000 	JMP  0x00
000058 940c 0000 	JMP  0x00
00005a 940c 0000 	JMP  0x00
00005c 940c 0000 	JMP  0x00
00005e 940c 0000 	JMP  0x00
000060 940c 0000 	JMP  0x00
000062 940c 0000 	JMP  0x00
000064 940c 0000 	JMP  0x00
000066 940c 0000 	JMP  0x00
000068 940c 0000 	JMP  0x00
00006a 940c 0000 	JMP  0x00
00006c 940c 0000 	JMP  0x00
00006e 940c 0000 	JMP  0x00
000070 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
000072 2710
000073 03e8
000074 0064
000075 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000076 0001      	.DB  0x1,0x0
                 _tbl16_G100:
000077 1000
000078 0100
000079 0010
00007a 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00007b 0000
00007c 0000      	.DB  0x0,0x0,0x0,0x0
00007d 0000
00007e 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 
                 __GLOBAL_INI_TBL:
00007f 0008      	.DW  0x08
000080 0003      	.DW  0x03
000081 00f6      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000082 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000083 94f8      	CLI
000084 27ee      	CLR  R30
000085 bbef      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000086 e0f1      	LDI  R31,1
000087 bff5      	OUT  MCUCR,R31
000088 bfe5      	OUT  MCUCR,R30
000089 93e0 0074 	STS  XMCRA,R30
00008b 93e0 0075 	STS  XMCRB,R30
                 
                 ;CLEAR R2-R14
00008d e08d      	LDI  R24,(14-2)+1
00008e e0a2      	LDI  R26,2
00008f 27bb      	CLR  R27
                 __CLEAR_REG:
000090 93ed      	ST   X+,R30
000091 958a      	DEC  R24
000092 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000093 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000094 e290      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000095 e0a0      	LDI  R26,LOW(__SRAM_START)
000096 e0b2      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
000097 93ed      	ST   X+,R30
000098 9701      	SBIW R24,1
000099 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
00009a efee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00009b e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00009c 9185      	LPM  R24,Z+
00009d 9195      	LPM  R25,Z+
00009e 9700      	SBIW R24,0
00009f f061      	BREQ __GLOBAL_INI_END
0000a0 91a5      	LPM  R26,Z+
0000a1 91b5      	LPM  R27,Z+
0000a2 9005      	LPM  R0,Z+
0000a3 9015      	LPM  R1,Z+
0000a4 01bf      	MOVW R22,R30
0000a5 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
0000a6 9005      	LPM  R0,Z+
0000a7 920d      	ST   X+,R0
0000a8 9701      	SBIW R24,1
0000a9 f7e1      	BRNE __GLOBAL_INI_LOOP
0000aa 01fb      	MOVW R30,R22
0000ab cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
0000ac bf8b      	OUT  RAMPZ,R24
                 
0000ad bf8c      	OUT  EIND,R24
                 
                 ;GPIOR0 INITIALIZATION
0000ae e0e0      	LDI  R30,__GPIOR0_INIT
0000af bbee      	OUT  GPIOR0,R30
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
0000b0 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
0000b1 bfed      	OUT  SPL,R30
0000b2 e2e1      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
0000b3 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0000b4 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
0000b5 e0da      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
0000b6 940c 00f0 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0xA00
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 12/29/2017
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega2560
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 14.745600 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 2048
                 ;*******************************************************/
                 ;
                 ;#include <mega2560.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x01
                 	.EQU __sm_mask=0x0E
                 	.EQU __sm_powerdown=0x04
                 	.EQU __sm_powersave=0x06
                 	.EQU __sm_standby=0x0C
                 	.EQU __sm_ext_standby=0x0E
                 	.EQU __sm_adc_noise_red=0x02
                 	.SET power_ctrl_reg=smcr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;
                 ;int i=0;
                 ;
                 ;// Declare your global variables here
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE0)
                 ;#define RX_COMPLETE (1<<RXC0)
                 ;#define FRAMING_ERROR (1<<FE0)
                 ;#define PARITY_ERROR (1<<UPE0)
                 ;#define DATA_OVERRUN (1<<DOR0)
                 ;
                 ;// USART0 Receiver buffer
                 ;#define RX_BUFFER_SIZE0 16
                 ;char rx_buffer0[RX_BUFFER_SIZE0];
                 ;
                 ;#if RX_BUFFER_SIZE0 <= 256
                 ;unsigned char rx_wr_index0=0,rx_rd_index0=0;
                 ;#else
                 ;unsigned int rx_wr_index0=0,rx_rd_index0=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE0 < 256
                 ;unsigned char rx_counter0=0;
                 ;#else
                 ;unsigned int rx_counter0=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART0 Receiver buffer overflow
                 ;bit rx_buffer_overflow0;
                 ;
                 ;// USART0 Receiver interrupt service routine
                 ;interrupt [USART0_RXC] void usart0_rx_isr(void)
                 ; 0000 003B {
                 
                 	.CSEG
                 _usart0_rx_isr:
                 ; .FSTART _usart0_rx_isr
0000b8 93ea      	ST   -Y,R30
0000b9 93fa      	ST   -Y,R31
0000ba b7ef      	IN   R30,SREG
0000bb 93ea      	ST   -Y,R30
                 ; 0000 003C char status,data;
                 ; 0000 003D status=UCSR0A;
0000bc 931a      	ST   -Y,R17
0000bd 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
0000be 9110 00c0 	LDS  R17,192
                 ; 0000 003E data=UDR0;
0000c0 9100 00c6 	LDS  R16,198
                 ; 0000 003F if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
0000c2 2fe1      	MOV  R30,R17
0000c3 71ec      	ANDI R30,LOW(0x1C)
0000c4 f481      	BRNE _0x3
                 ; 0000 0040    {
                 ; 0000 0041    rx_buffer0[rx_wr_index0++]=data;
0000c5 2de6      	MOV  R30,R6
0000c6 9463      	INC  R6
0000c7 e0f0      	LDI  R31,0
0000c8 50e0      	SUBI R30,LOW(-_rx_buffer0)
0000c9 4ff6      	SBCI R31,HIGH(-_rx_buffer0)
0000ca 8300      	ST   Z,R16
                 ; 0000 0042 #if RX_BUFFER_SIZE0 == 256
                 ; 0000 0043    // special case for receiver buffer size=256
                 ; 0000 0044    if (++rx_counter0 == 0) rx_buffer_overflow0=1;
                 ; 0000 0045 #else
                 ; 0000 0046    if (rx_wr_index0 == RX_BUFFER_SIZE0) rx_wr_index0=0;
0000cb e1e0      	LDI  R30,LOW(16)
0000cc 15e6      	CP   R30,R6
0000cd f409      	BRNE _0x4
0000ce 2466      	CLR  R6
                 ; 0000 0047    if (++rx_counter0 == RX_BUFFER_SIZE0)
                 _0x4:
0000cf 9483      	INC  R8
0000d0 e1e0      	LDI  R30,LOW(16)
0000d1 15e8      	CP   R30,R8
0000d2 f411      	BRNE _0x5
                 ; 0000 0048       {
                 ; 0000 0049       rx_counter0=0;
0000d3 2488      	CLR  R8
                 ; 0000 004A       rx_buffer_overflow0=1;
0000d4 9af0      	SBI  0x1E,0
                 ; 0000 004B       }
                 ; 0000 004C #endif
                 ; 0000 004D    }
                 _0x5:
                 ; 0000 004E }
                 _0x3:
0000d5 9109      	LD   R16,Y+
0000d6 9119      	LD   R17,Y+
0000d7 c013      	RJMP _0x23
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART0 Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0055 {
                 ; 0000 0056 char data;
                 ; 0000 0057 while (rx_counter0==0);
                 ;	data -> R17
                 ; 0000 0058 data=rx_buffer0[rx_rd_index0++];
                 ; 0000 0059 #if RX_BUFFER_SIZE0 != 256
                 ; 0000 005A if (rx_rd_index0 == RX_BUFFER_SIZE0) rx_rd_index0=0;
                 ; 0000 005B #endif
                 ; 0000 005C #asm("cli")
                 ; 0000 005D --rx_counter0;
                 ; 0000 005E #asm("sei")
                 ; 0000 005F return data;
                 ; 0000 0060 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART0 Transmitter buffer
                 ;#define TX_BUFFER_SIZE0 16
                 ;char tx_buffer0[TX_BUFFER_SIZE0];
                 ;
                 ;#if TX_BUFFER_SIZE0 <= 256
                 ;unsigned char tx_wr_index0=0,tx_rd_index0=0;
                 ;#else
                 ;unsigned int tx_wr_index0=0,tx_rd_index0=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE0 < 256
                 ;unsigned char tx_counter0=0;
                 ;#else
                 ;unsigned int tx_counter0=0;
                 ;#endif
                 ;
                 ;// USART0 Transmitter interrupt service routine
                 ;interrupt [USART0_TXC] void usart0_tx_isr(void)
                 ; 0000 0076 {
                 _usart0_tx_isr:
                 ; .FSTART _usart0_tx_isr
0000d8 93ea      	ST   -Y,R30
0000d9 93fa      	ST   -Y,R31
0000da b7ef      	IN   R30,SREG
0000db 93ea      	ST   -Y,R30
                 ; 0000 0077 if (tx_counter0)
0000dc 2099      	TST  R9
0000dd f069      	BREQ _0xC
                 ; 0000 0078    {
                 ; 0000 0079    --tx_counter0;
0000de 949a      	DEC  R9
                 ; 0000 007A    UDR0=tx_buffer0[tx_rd_index0++];
0000df 2dea      	MOV  R30,R10
0000e0 94a3      	INC  R10
0000e1 e0f0      	LDI  R31,0
0000e2 5fe0      	SUBI R30,LOW(-_tx_buffer0)
0000e3 4ff5      	SBCI R31,HIGH(-_tx_buffer0)
0000e4 81e0      	LD   R30,Z
0000e5 93e0 00c6 	STS  198,R30
                 ; 0000 007B #if TX_BUFFER_SIZE0 != 256
                 ; 0000 007C    if (tx_rd_index0 == TX_BUFFER_SIZE0) tx_rd_index0=0;
0000e7 e1e0      	LDI  R30,LOW(16)
0000e8 15ea      	CP   R30,R10
0000e9 f409      	BRNE _0xD
0000ea 24aa      	CLR  R10
                 ; 0000 007D #endif
                 ; 0000 007E    }
                 _0xD:
                 ; 0000 007F }
                 _0xC:
                 _0x23:
0000eb 91e9      	LD   R30,Y+
0000ec bfef      	OUT  SREG,R30
0000ed 91f9      	LD   R31,Y+
0000ee 91e9      	LD   R30,Y+
0000ef 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART0 Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 0086 {
                 ; 0000 0087 while (tx_counter0 == TX_BUFFER_SIZE0);
                 ;	c -> Y+0
                 ; 0000 0088 #asm("cli")
                 ; 0000 0089 if (tx_counter0 || ((UCSR0A & DATA_REGISTER_EMPTY)==0))
                 ; 0000 008A    {
                 ; 0000 008B    tx_buffer0[tx_wr_index0++]=c;
                 ; 0000 008C #if TX_BUFFER_SIZE0 != 256
                 ; 0000 008D    if (tx_wr_index0 == TX_BUFFER_SIZE0) tx_wr_index0=0;
                 ; 0000 008E #endif
                 ; 0000 008F    ++tx_counter0;
                 ; 0000 0090    }
                 ; 0000 0091 else
                 ; 0000 0092    UDR0=c;
                 ; 0000 0093 #asm("sei")
                 ; 0000 0094 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;void main(void)
                 ; 0000 009C {
                 _main:
                 ; .FSTART _main
                 ; 0000 009D // Declare your local variables here
                 ; 0000 009E 
                 ; 0000 009F // Crystal Oscillator division factor: 1
                 ; 0000 00A0 #pragma optsize-
                 ; 0000 00A1 CLKPR=(1<<CLKPCE);
0000f0 e8e0      	LDI  R30,LOW(128)
0000f1 93e0 0061 	STS  97,R30
                 ; 0000 00A2 CLKPR=(0<<CLKPCE) | (0<<CLKPS3) | (0<<CLKPS2) | (0<<CLKPS1) | (0<<CLKPS0);
0000f3 e0e0      	LDI  R30,LOW(0)
0000f4 93e0 0061 	STS  97,R30
                 ; 0000 00A3 #ifdef _OPTIMIZE_SIZE_
                 ; 0000 00A4 #pragma optsize+
                 ; 0000 00A5 #endif
                 ; 0000 00A6 
                 ; 0000 00A7 // Input/Output Ports initialization
                 ; 0000 00A8 // Port A initialization
                 ; 0000 00A9 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=Out
                 ; 0000 00AA DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (1<<DDA0);
0000f6 e0e1      	LDI  R30,LOW(1)
0000f7 b9e1      	OUT  0x1,R30
                 ; 0000 00AB // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=0
                 ; 0000 00AC PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
0000f8 e0e0      	LDI  R30,LOW(0)
0000f9 b9e2      	OUT  0x2,R30
                 ; 0000 00AD 
                 ; 0000 00AE // Port B initialization
                 ; 0000 00AF // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00B0 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000fa b9e4      	OUT  0x4,R30
                 ; 0000 00B1 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00B2 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000fb b9e5      	OUT  0x5,R30
                 ; 0000 00B3 
                 ; 0000 00B4 // Port C initialization
                 ; 0000 00B5 // Function: Bit7=Out Bit6=Out Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00B6 DDRC=(1<<DDC7) | (1<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000fc ece0      	LDI  R30,LOW(192)
0000fd b9e7      	OUT  0x7,R30
                 ; 0000 00B7 // State: Bit7=0 Bit6=0 Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00B8 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000fe e0e0      	LDI  R30,LOW(0)
0000ff b9e8      	OUT  0x8,R30
                 ; 0000 00B9 
                 ; 0000 00BA // Port D initialization
                 ; 0000 00BB // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00BC DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000100 b9ea      	OUT  0xA,R30
                 ; 0000 00BD // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00BE PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000101 b9eb      	OUT  0xB,R30
                 ; 0000 00BF 
                 ; 0000 00C0 // Port E initialization
                 ; 0000 00C1 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00C2 DDRE=(0<<DDE7) | (0<<DDE6) | (0<<DDE5) | (0<<DDE4) | (0<<DDE3) | (0<<DDE2) | (0<<DDE1) | (0<<DDE0);
000102 b9ed      	OUT  0xD,R30
                 ; 0000 00C3 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00C4 PORTE=(0<<PORTE7) | (0<<PORTE6) | (0<<PORTE5) | (0<<PORTE4) | (0<<PORTE3) | (0<<PORTE2) | (0<<PORTE1) | (0<<PORTE0);
000103 b9ee      	OUT  0xE,R30
                 ; 0000 00C5 
                 ; 0000 00C6 // Port F initialization
                 ; 0000 00C7 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00C8 DDRF=(0<<DDF7) | (0<<DDF6) | (0<<DDF5) | (0<<DDF4) | (0<<DDF3) | (0<<DDF2) | (0<<DDF1) | (0<<DDF0);
000104 bbe0      	OUT  0x10,R30
                 ; 0000 00C9 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00CA PORTF=(0<<PORTF7) | (0<<PORTF6) | (0<<PORTF5) | (0<<PORTF4) | (0<<PORTF3) | (0<<PORTF2) | (0<<PORTF1) | (0<<PORTF0);
000105 bbe1      	OUT  0x11,R30
                 ; 0000 00CB 
                 ; 0000 00CC // Port G initialization
                 ; 0000 00CD // Function: Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00CE DDRG=(0<<DDG5) | (0<<DDG4) | (0<<DDG3) | (0<<DDG2) | (0<<DDG1) | (0<<DDG0);
000106 bbe3      	OUT  0x13,R30
                 ; 0000 00CF // State: Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00D0 PORTG=(0<<PORTG5) | (0<<PORTG4) | (0<<PORTG3) | (0<<PORTG2) | (0<<PORTG1) | (0<<PORTG0);
000107 bbe4      	OUT  0x14,R30
                 ; 0000 00D1 
                 ; 0000 00D2 // Port H initialization
                 ; 0000 00D3 // Function: Bit7=In Bit6=Out Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00D4 DDRH=(0<<DDH7) | (1<<DDH6) | (0<<DDH5) | (0<<DDH4) | (0<<DDH3) | (0<<DDH2) | (0<<DDH1) | (0<<DDH0);
000108 e4e0      	LDI  R30,LOW(64)
000109 93e0 0101 	STS  257,R30
                 ; 0000 00D5 // State: Bit7=T Bit6=0 Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00D6 PORTH=(0<<PORTH7) | (0<<PORTH6) | (0<<PORTH5) | (0<<PORTH4) | (0<<PORTH3) | (0<<PORTH2) | (0<<PORTH1) | (0<<PORTH0);
00010b e0e0      	LDI  R30,LOW(0)
00010c 93e0 0102 	STS  258,R30
                 ; 0000 00D7 
                 ; 0000 00D8 // Port J initialization
                 ; 0000 00D9 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00DA DDRJ=(0<<DDJ7) | (0<<DDJ6) | (0<<DDJ5) | (0<<DDJ4) | (0<<DDJ3) | (0<<DDJ2) | (0<<DDJ1) | (0<<DDJ0);
00010e 93e0 0104 	STS  260,R30
                 ; 0000 00DB // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00DC PORTJ=(0<<PORTJ7) | (0<<PORTJ6) | (0<<PORTJ5) | (0<<PORTJ4) | (0<<PORTJ3) | (0<<PORTJ2) | (0<<PORTJ1) | (0<<PORTJ0);
000110 93e0 0105 	STS  261,R30
                 ; 0000 00DD 
                 ; 0000 00DE // Port K initialization
                 ; 0000 00DF // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00E0 DDRK=(0<<DDK7) | (0<<DDK6) | (0<<DDK5) | (0<<DDK4) | (0<<DDK3) | (0<<DDK2) | (0<<DDK1) | (0<<DDK0);
000112 93e0 0107 	STS  263,R30
                 ; 0000 00E1 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00E2 PORTK=(0<<PORTK7) | (0<<PORTK6) | (0<<PORTK5) | (0<<PORTK4) | (0<<PORTK3) | (0<<PORTK2) | (0<<PORTK1) | (0<<PORTK0);
000114 93e0 0108 	STS  264,R30
                 ; 0000 00E3 
                 ; 0000 00E4 // Port L initialization
                 ; 0000 00E5 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 00E6 DDRL=(0<<DDL7) | (0<<DDL6) | (0<<DDL5) | (0<<DDL4) | (0<<DDL3) | (0<<DDL2) | (0<<DDL1) | (0<<DDL0);
000116 93e0 010a 	STS  266,R30
                 ; 0000 00E7 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 00E8 PORTL=(0<<PORTL7) | (0<<PORTL6) | (0<<PORTL5) | (0<<PORTL4) | (0<<PORTL3) | (0<<PORTL2) | (0<<PORTL1) | (0<<PORTL0);
000118 93e0 010b 	STS  267,R30
                 ; 0000 00E9 
                 ; 0000 00EA // Timer/Counter 0 initialization
                 ; 0000 00EB // Clock source: System Clock
                 ; 0000 00EC // Clock value: Timer 0 Stopped
                 ; 0000 00ED // Mode: Normal top=0xFF
                 ; 0000 00EE // OC0A output: Disconnected
                 ; 0000 00EF // OC0B output: Disconnected
                 ; 0000 00F0 TCCR0A=(0<<COM0A1) | (0<<COM0A0) | (0<<COM0B1) | (0<<COM0B0) | (0<<WGM01) | (0<<WGM00);
00011a bde4      	OUT  0x24,R30
                 ; 0000 00F1 TCCR0B=(0<<WGM02) | (0<<CS02) | (0<<CS01) | (0<<CS00);
00011b bde5      	OUT  0x25,R30
                 ; 0000 00F2 TCNT0=0x00;
00011c bde6      	OUT  0x26,R30
                 ; 0000 00F3 OCR0A=0x00;
00011d bde7      	OUT  0x27,R30
                 ; 0000 00F4 OCR0B=0x00;
00011e bde8      	OUT  0x28,R30
                 ; 0000 00F5 
                 ; 0000 00F6 // Timer/Counter 1 initialization
                 ; 0000 00F7 // Clock source: System Clock
                 ; 0000 00F8 // Clock value: Timer1 Stopped
                 ; 0000 00F9 // Mode: Normal top=0xFFFF
                 ; 0000 00FA // OC1A output: Disconnected
                 ; 0000 00FB // OC1B output: Disconnected
                 ; 0000 00FC // OC1C output: Disconnected
                 ; 0000 00FD // Noise Canceler: Off
                 ; 0000 00FE // Input Capture on Falling Edge
                 ; 0000 00FF // Timer1 Overflow Interrupt: Off
                 ; 0000 0100 // Input Capture Interrupt: Off
                 ; 0000 0101 // Compare A Match Interrupt: Off
                 ; 0000 0102 // Compare B Match Interrupt: Off
                 ; 0000 0103 // Compare C Match Interrupt: Off
                 ; 0000 0104 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<COM1C1) | (0<<COM1C0) | (0<<WGM11) | (0<<WGM10);
00011f 93e0 0080 	STS  128,R30
                 ; 0000 0105 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
000121 93e0 0081 	STS  129,R30
                 ; 0000 0106 TCNT1H=0x00;
000123 93e0 0085 	STS  133,R30
                 ; 0000 0107 TCNT1L=0x00;
000125 93e0 0084 	STS  132,R30
                 ; 0000 0108 ICR1H=0x00;
000127 93e0 0087 	STS  135,R30
                 ; 0000 0109 ICR1L=0x00;
000129 93e0 0086 	STS  134,R30
                 ; 0000 010A OCR1AH=0x00;
00012b 93e0 0089 	STS  137,R30
                 ; 0000 010B OCR1AL=0x00;
00012d 93e0 0088 	STS  136,R30
                 ; 0000 010C OCR1BH=0x00;
00012f 93e0 008b 	STS  139,R30
                 ; 0000 010D OCR1BL=0x00;
000131 93e0 008a 	STS  138,R30
                 ; 0000 010E OCR1CH=0x00;
000133 93e0 008d 	STS  141,R30
                 ; 0000 010F OCR1CL=0x00;
000135 93e0 008c 	STS  140,R30
                 ; 0000 0110 
                 ; 0000 0111 // Timer/Counter 2 initialization
                 ; 0000 0112 // Clock source: System Clock
                 ; 0000 0113 // Clock value: 460.800 kHz
                 ; 0000 0114 // Mode: Phase correct PWM top=0xFF
                 ; 0000 0115 // OC2A output: Disconnected
                 ; 0000 0116 // OC2B output: Non-Inverted PWM
                 ; 0000 0117 // Timer Period: 1.1068 ms
                 ; 0000 0118 // Output Pulse(s):
                 ; 0000 0119 // OC2B Period: 1.1068 ms Width: 0 us
                 ; 0000 011A ASSR=(0<<EXCLK) | (0<<AS2);
000137 93e0 00b6 	STS  182,R30
                 ; 0000 011B TCCR2A=(0<<COM2A1) | (0<<COM2A0) | (1<<COM2B1) | (0<<COM2B0) | (0<<WGM21) | (1<<WGM20);
000139 e2e1      	LDI  R30,LOW(33)
00013a 93e0 00b0 	STS  176,R30
                 ; 0000 011C TCCR2B=(0<<WGM22) | (0<<CS22) | (1<<CS21) | (1<<CS20);
00013c e0e3      	LDI  R30,LOW(3)
00013d 93e0 00b1 	STS  177,R30
                 ; 0000 011D TCNT2=0x00;
00013f e0e0      	LDI  R30,LOW(0)
000140 93e0 00b2 	STS  178,R30
                 ; 0000 011E OCR2A=0x00;
000142 93e0 00b3 	STS  179,R30
                 ; 0000 011F OCR2B=0x00;
000144 93e0 00b4 	STS  180,R30
                 ; 0000 0120 
                 ; 0000 0121 // Timer/Counter 3 initialization
                 ; 0000 0122 // Clock source: System Clock
                 ; 0000 0123 // Clock value: Timer3 Stopped
                 ; 0000 0124 // Mode: Normal top=0xFFFF
                 ; 0000 0125 // OC3A output: Disconnected
                 ; 0000 0126 // OC3B output: Disconnected
                 ; 0000 0127 // OC3C output: Disconnected
                 ; 0000 0128 // Noise Canceler: Off
                 ; 0000 0129 // Input Capture on Falling Edge
                 ; 0000 012A // Timer3 Overflow Interrupt: Off
                 ; 0000 012B // Input Capture Interrupt: Off
                 ; 0000 012C // Compare A Match Interrupt: Off
                 ; 0000 012D // Compare B Match Interrupt: Off
                 ; 0000 012E // Compare C Match Interrupt: Off
                 ; 0000 012F TCCR3A=(0<<COM3A1) | (0<<COM3A0) | (0<<COM3B1) | (0<<COM3B0) | (0<<COM3C1) | (0<<COM3C0) | (0<<WGM31) | (0<<WGM30);
000146 93e0 0090 	STS  144,R30
                 ; 0000 0130 TCCR3B=(0<<ICNC3) | (0<<ICES3) | (0<<WGM33) | (0<<WGM32) | (0<<CS32) | (0<<CS31) | (0<<CS30);
000148 93e0 0091 	STS  145,R30
                 ; 0000 0131 TCNT3H=0x00;
00014a 93e0 0095 	STS  149,R30
                 ; 0000 0132 TCNT3L=0x00;
00014c 93e0 0094 	STS  148,R30
                 ; 0000 0133 ICR3H=0x00;
00014e 93e0 0097 	STS  151,R30
                 ; 0000 0134 ICR3L=0x00;
000150 93e0 0096 	STS  150,R30
                 ; 0000 0135 OCR3AH=0x00;
000152 93e0 0099 	STS  153,R30
                 ; 0000 0136 OCR3AL=0x00;
000154 93e0 0098 	STS  152,R30
                 ; 0000 0137 OCR3BH=0x00;
000156 93e0 009b 	STS  155,R30
                 ; 0000 0138 OCR3BL=0x00;
000158 93e0 009a 	STS  154,R30
                 ; 0000 0139 OCR3CH=0x00;
00015a 93e0 009d 	STS  157,R30
                 ; 0000 013A OCR3CL=0x00;
00015c 93e0 009c 	STS  156,R30
                 ; 0000 013B 
                 ; 0000 013C // Timer/Counter 4 initialization
                 ; 0000 013D // Clock source: System Clock
                 ; 0000 013E // Clock value: Timer4 Stopped
                 ; 0000 013F // Mode: Normal top=0xFFFF
                 ; 0000 0140 // OC4A output: Disconnected
                 ; 0000 0141 // OC4B output: Disconnected
                 ; 0000 0142 // OC4C output: Disconnected
                 ; 0000 0143 // Noise Canceler: Off
                 ; 0000 0144 // Input Capture on Falling Edge
                 ; 0000 0145 // Timer4 Overflow Interrupt: Off
                 ; 0000 0146 // Input Capture Interrupt: Off
                 ; 0000 0147 // Compare A Match Interrupt: Off
                 ; 0000 0148 // Compare B Match Interrupt: Off
                 ; 0000 0149 // Compare C Match Interrupt: Off
                 ; 0000 014A TCCR4A=(0<<COM4A1) | (0<<COM4A0) | (0<<COM4B1) | (0<<COM4B0) | (0<<COM4C1) | (0<<COM4C0) | (0<<WGM41) | (0<<WGM40);
00015e 93e0 00a0 	STS  160,R30
                 ; 0000 014B TCCR4B=(0<<ICNC4) | (0<<ICES4) | (0<<WGM43) | (0<<WGM42) | (0<<CS42) | (0<<CS41) | (0<<CS40);
000160 93e0 00a1 	STS  161,R30
                 ; 0000 014C TCNT4H=0x00;
000162 93e0 00a5 	STS  165,R30
                 ; 0000 014D TCNT4L=0x00;
000164 93e0 00a4 	STS  164,R30
                 ; 0000 014E ICR4H=0x00;
000166 93e0 00a7 	STS  167,R30
                 ; 0000 014F ICR4L=0x00;
000168 93e0 00a6 	STS  166,R30
                 ; 0000 0150 OCR4AH=0x00;
00016a 93e0 00a9 	STS  169,R30
                 ; 0000 0151 OCR4AL=0x00;
00016c 93e0 00a8 	STS  168,R30
                 ; 0000 0152 OCR4BH=0x00;
00016e 93e0 00ab 	STS  171,R30
                 ; 0000 0153 OCR4BL=0x00;
000170 93e0 00aa 	STS  170,R30
                 ; 0000 0154 OCR4CH=0x00;
000172 93e0 00ad 	STS  173,R30
                 ; 0000 0155 OCR4CL=0x00;
000174 93e0 00ac 	STS  172,R30
                 ; 0000 0156 
                 ; 0000 0157 // Timer/Counter 5 initialization
                 ; 0000 0158 // Clock source: System Clock
                 ; 0000 0159 // Clock value: Timer5 Stopped
                 ; 0000 015A // Mode: Normal top=0xFFFF
                 ; 0000 015B // OC5A output: Disconnected
                 ; 0000 015C // OC5B output: Disconnected
                 ; 0000 015D // OC5C output: Disconnected
                 ; 0000 015E // Noise Canceler: Off
                 ; 0000 015F // Input Capture on Falling Edge
                 ; 0000 0160 // Timer5 Overflow Interrupt: Off
                 ; 0000 0161 // Input Capture Interrupt: Off
                 ; 0000 0162 // Compare A Match Interrupt: Off
                 ; 0000 0163 // Compare B Match Interrupt: Off
                 ; 0000 0164 // Compare C Match Interrupt: Off
                 ; 0000 0165 TCCR5A=(0<<COM5A1) | (0<<COM5A0) | (0<<COM5B1) | (0<<COM5B0) | (0<<COM5C1) | (0<<COM5C0) | (0<<WGM51) | (0<<WGM50);
000176 93e0 0120 	STS  288,R30
                 ; 0000 0166 TCCR5B=(0<<ICNC5) | (0<<ICES5) | (0<<WGM53) | (0<<WGM52) | (0<<CS52) | (0<<CS51) | (0<<CS50);
000178 93e0 0121 	STS  289,R30
                 ; 0000 0167 TCNT5H=0x00;
00017a 93e0 0125 	STS  293,R30
                 ; 0000 0168 TCNT5L=0x00;
00017c 93e0 0124 	STS  292,R30
                 ; 0000 0169 ICR5H=0x00;
00017e 93e0 0127 	STS  295,R30
                 ; 0000 016A ICR5L=0x00;
000180 93e0 0126 	STS  294,R30
                 ; 0000 016B OCR5AH=0x00;
000182 93e0 0129 	STS  297,R30
                 ; 0000 016C OCR5AL=0x00;
000184 93e0 0128 	STS  296,R30
                 ; 0000 016D OCR5BH=0x00;
000186 93e0 012b 	STS  299,R30
                 ; 0000 016E OCR5BL=0x00;
000188 93e0 012a 	STS  298,R30
                 ; 0000 016F OCR5CH=0x00;
00018a 93e0 012d 	STS  301,R30
                 ; 0000 0170 OCR5CL=0x00;
00018c 93e0 012c 	STS  300,R30
                 ; 0000 0171 
                 ; 0000 0172 // Timer/Counter 0 Interrupt(s) initialization
                 ; 0000 0173 TIMSK0=(0<<OCIE0B) | (0<<OCIE0A) | (0<<TOIE0);
00018e 93e0 006e 	STS  110,R30
                 ; 0000 0174 
                 ; 0000 0175 // Timer/Counter 1 Interrupt(s) initialization
                 ; 0000 0176 TIMSK1=(0<<ICIE1) | (0<<OCIE1C) | (0<<OCIE1B) | (0<<OCIE1A) | (0<<TOIE1);
000190 93e0 006f 	STS  111,R30
                 ; 0000 0177 
                 ; 0000 0178 // Timer/Counter 2 Interrupt(s) initialization
                 ; 0000 0179 TIMSK2=(0<<OCIE2B) | (0<<OCIE2A) | (0<<TOIE2);
000192 93e0 0070 	STS  112,R30
                 ; 0000 017A 
                 ; 0000 017B // Timer/Counter 3 Interrupt(s) initialization
                 ; 0000 017C TIMSK3=(0<<ICIE3) | (0<<OCIE3C) | (0<<OCIE3B) | (0<<OCIE3A) | (0<<TOIE3);
000194 93e0 0071 	STS  113,R30
                 ; 0000 017D 
                 ; 0000 017E // Timer/Counter 4 Interrupt(s) initialization
                 ; 0000 017F TIMSK4=(0<<ICIE4) | (0<<OCIE4C) | (0<<OCIE4B) | (0<<OCIE4A) | (0<<TOIE4);
000196 93e0 0072 	STS  114,R30
                 ; 0000 0180 
                 ; 0000 0181 // Timer/Counter 5 Interrupt(s) initialization
                 ; 0000 0182 TIMSK5=(0<<ICIE5) | (0<<OCIE5C) | (0<<OCIE5B) | (0<<OCIE5A) | (0<<TOIE5);
000198 93e0 0073 	STS  115,R30
                 ; 0000 0183 
                 ; 0000 0184 // External Interrupt(s) initialization
                 ; 0000 0185 // INT0: Off
                 ; 0000 0186 // INT1: Off
                 ; 0000 0187 // INT2: Off
                 ; 0000 0188 // INT3: Off
                 ; 0000 0189 // INT4: Off
                 ; 0000 018A // INT5: Off
                 ; 0000 018B // INT6: Off
                 ; 0000 018C // INT7: Off
                 ; 0000 018D EICRA=(0<<ISC31) | (0<<ISC30) | (0<<ISC21) | (0<<ISC20) | (0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00019a 93e0 0069 	STS  105,R30
                 ; 0000 018E EICRB=(0<<ISC71) | (0<<ISC70) | (0<<ISC61) | (0<<ISC60) | (0<<ISC51) | (0<<ISC50) | (0<<ISC41) | (0<<ISC40);
00019c 93e0 006a 	STS  106,R30
                 ; 0000 018F EIMSK=(0<<INT7) | (0<<INT6) | (0<<INT5) | (0<<INT4) | (0<<INT3) | (0<<INT2) | (0<<INT1) | (0<<INT0);
00019e bbed      	OUT  0x1D,R30
                 ; 0000 0190 // PCINT0 interrupt: Off
                 ; 0000 0191 // PCINT1 interrupt: Off
                 ; 0000 0192 // PCINT2 interrupt: Off
                 ; 0000 0193 // PCINT3 interrupt: Off
                 ; 0000 0194 // PCINT4 interrupt: Off
                 ; 0000 0195 // PCINT5 interrupt: Off
                 ; 0000 0196 // PCINT6 interrupt: Off
                 ; 0000 0197 // PCINT7 interrupt: Off
                 ; 0000 0198 // PCINT8 interrupt: Off
                 ; 0000 0199 // PCINT9 interrupt: Off
                 ; 0000 019A // PCINT10 interrupt: Off
                 ; 0000 019B // PCINT11 interrupt: Off
                 ; 0000 019C // PCINT12 interrupt: Off
                 ; 0000 019D // PCINT13 interrupt: Off
                 ; 0000 019E // PCINT14 interrupt: Off
                 ; 0000 019F // PCINT15 interrupt: Off
                 ; 0000 01A0 // PCINT16 interrupt: Off
                 ; 0000 01A1 // PCINT17 interrupt: Off
                 ; 0000 01A2 // PCINT18 interrupt: Off
                 ; 0000 01A3 // PCINT19 interrupt: Off
                 ; 0000 01A4 // PCINT20 interrupt: Off
                 ; 0000 01A5 // PCINT21 interrupt: Off
                 ; 0000 01A6 // PCINT22 interrupt: Off
                 ; 0000 01A7 // PCINT23 interrupt: Off
                 ; 0000 01A8 PCMSK0=(0<<PCINT7) | (0<<PCINT6) | (0<<PCINT5) | (0<<PCINT4) | (0<<PCINT3) | (0<<PCINT2) | (0<<PCINT1) | (0<<PCINT0);
00019f 93e0 006b 	STS  107,R30
                 ; 0000 01A9 PCMSK1=(0<<PCINT15) | (0<<PCINT14) | (0<<PCINT13) | (0<<PCINT12) | (0<<PCINT11) | (0<<PCINT10) | (0<<PCINT9) | (0<<PCINT ...
0001a1 93e0 006c 	STS  108,R30
                 ; 0000 01AA PCMSK2=(0<<PCINT23) | (0<<PCINT22) | (0<<PCINT21) | (0<<PCINT20) | (0<<PCINT19) | (0<<PCINT18) | (0<<PCINT17) | (0<<PCIN ...
0001a3 93e0 006d 	STS  109,R30
                 ; 0000 01AB PCICR=(0<<PCIE2) | (0<<PCIE1) | (0<<PCIE0);
0001a5 93e0 0068 	STS  104,R30
                 ; 0000 01AC 
                 ; 0000 01AD // USART0 initialization
                 ; 0000 01AE // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 01AF // USART0 Receiver: On
                 ; 0000 01B0 // USART0 Transmitter: On
                 ; 0000 01B1 // USART0 Mode: Asynchronous
                 ; 0000 01B2 // USART0 Baud Rate: 115200
                 ; 0000 01B3 UCSR0A=(0<<RXC0) | (0<<TXC0) | (0<<UDRE0) | (0<<FE0) | (0<<DOR0) | (0<<UPE0) | (0<<U2X0) | (0<<MPCM0);
0001a7 93e0 00c0 	STS  192,R30
                 ; 0000 01B4 UCSR0B=(1<<RXCIE0) | (1<<TXCIE0) | (0<<UDRIE0) | (1<<RXEN0) | (1<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
0001a9 ede8      	LDI  R30,LOW(216)
0001aa 93e0 00c1 	STS  193,R30
                 ; 0000 01B5 UCSR0C=(0<<UMSEL01) | (0<<UMSEL00) | (0<<UPM01) | (0<<UPM00) | (0<<USBS0) | (1<<UCSZ01) | (1<<UCSZ00) | (0<<UCPOL0);
0001ac e0e6      	LDI  R30,LOW(6)
0001ad 93e0 00c2 	STS  194,R30
                 ; 0000 01B6 UBRR0H=0x00;
0001af e0e0      	LDI  R30,LOW(0)
0001b0 93e0 00c5 	STS  197,R30
                 ; 0000 01B7 UBRR0L=0x07;
0001b2 e0e7      	LDI  R30,LOW(7)
0001b3 93e0 00c4 	STS  196,R30
                 ; 0000 01B8 
                 ; 0000 01B9 // USART1 initialization
                 ; 0000 01BA // USART1 disabled
                 ; 0000 01BB UCSR1B=(0<<RXCIE1) | (0<<TXCIE1) | (0<<UDRIE1) | (0<<RXEN1) | (0<<TXEN1) | (0<<UCSZ12) | (0<<RXB81) | (0<<TXB81);
0001b5 e0e0      	LDI  R30,LOW(0)
0001b6 93e0 00c9 	STS  201,R30
                 ; 0000 01BC 
                 ; 0000 01BD // USART2 initialization
                 ; 0000 01BE // USART2 disabled
                 ; 0000 01BF UCSR2B=(0<<RXCIE2) | (0<<TXCIE2) | (0<<UDRIE2) | (0<<RXEN2) | (0<<TXEN2) | (0<<UCSZ22) | (0<<RXB82) | (0<<TXB82);
0001b8 93e0 00d1 	STS  209,R30
                 ; 0000 01C0 
                 ; 0000 01C1 // USART3 initialization
                 ; 0000 01C2 // USART3 disabled
                 ; 0000 01C3 UCSR3B=(0<<RXCIE3) | (0<<TXCIE3) | (0<<UDRIE3) | (0<<RXEN3) | (0<<TXEN3) | (0<<UCSZ32) | (0<<RXB83) | (0<<TXB83);
0001ba 93e0 0131 	STS  305,R30
                 ; 0000 01C4 
                 ; 0000 01C5 // Analog Comparator initialization
                 ; 0000 01C6 // Analog Comparator: Off
                 ; 0000 01C7 // The Analog Comparator's positive input is
                 ; 0000 01C8 // connected to the AIN0 pin
                 ; 0000 01C9 // The Analog Comparator's negative input is
                 ; 0000 01CA // connected to the AIN1 pin
                 ; 0000 01CB ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
0001bc e8e0      	LDI  R30,LOW(128)
0001bd bfe0      	OUT  0x30,R30
                 ; 0000 01CC ADCSRB=(0<<ACME);
0001be e0e0      	LDI  R30,LOW(0)
0001bf 93e0 007b 	STS  123,R30
                 ; 0000 01CD // Digital input buffer on AIN0: On
                 ; 0000 01CE // Digital input buffer on AIN1: On
                 ; 0000 01CF DIDR1=(0<<AIN0D) | (0<<AIN1D);
0001c1 93e0 007f 	STS  127,R30
                 ; 0000 01D0 
                 ; 0000 01D1 // ADC initialization
                 ; 0000 01D2 // ADC disabled
                 ; 0000 01D3 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
0001c3 93e0 007a 	STS  122,R30
                 ; 0000 01D4 
                 ; 0000 01D5 // SPI initialization
                 ; 0000 01D6 // SPI disabled
                 ; 0000 01D7 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
0001c5 bdec      	OUT  0x2C,R30
                 ; 0000 01D8 
                 ; 0000 01D9 // TWI initialization
                 ; 0000 01DA // TWI disabled
                 ; 0000 01DB TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
0001c6 93e0 00bc 	STS  188,R30
                 ; 0000 01DC 
                 ; 0000 01DD // Global enable interrupts
                 ; 0000 01DE #asm("sei")
0001c8 9478      	sei
                 ; 0000 01DF while (1)
                 _0x16:
                 ; 0000 01E0       {
                 ; 0000 01E1       PORTA.0=1;
0001c9 9a10      	SBI  0x2,0
                 ; 0000 01E2       PORTC.6=1;
0001ca 9a46      	SBI  0x8,6
                 ; 0000 01E3       PORTC.7=0;
0001cb 9847      	CBI  0x8,7
                 ; 0000 01E4       i=0;
0001cc 2433      	CLR  R3
0001cd 2444      	CLR  R4
                 ; 0000 01E5       for (i=0; i<255; i++)
0001ce 2433      	CLR  R3
0001cf 2444      	CLR  R4
                 _0x20:
0001d0 efef      	LDI  R30,LOW(255)
0001d1 e0f0      	LDI  R31,HIGH(255)
0001d2 163e      	CP   R3,R30
0001d3 064f      	CPC  R4,R31
0001d4 f45c      	BRGE _0x21
                 ; 0000 01E6       {
                 ; 0000 01E7       OCR2B=i;
0001d5 9230 00b4 	STS  180,R3
                 ; 0000 01E8       delay_ms(100);
0001d7 e6a4      	LDI  R26,LOW(100)
0001d8 e0b0      	LDI  R27,0
0001d9 940e 01e2 	CALL _delay_ms
                 ; 0000 01E9       }
0001db e0e1      	LDI  R30,LOW(1)
0001dc e0f0      	LDI  R31,HIGH(1)
                +
0001dd 0e3e     +ADD R3 , R30
0001de 1e4f     +ADC R4 , R31
                 	__ADDWRR 3,4,30,31
0001df cff0      	RJMP _0x20
                 _0x21:
                 ; 0000 01EA       }
0001e0 cfe8      	RJMP _0x16
                 ; 0000 01EB }
                 _0x22:
0001e1 cfff      	RJMP _0x22
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer0:
000a00           	.BYTE 0x10
                 _tx_buffer0:
000a10           	.BYTE 0x10
                 
                 	.CSEG
                 
                 	.CSEG
                 _delay_ms:
0001e2 9610      	adiw r26,0
0001e3 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0001e4 e686     +LDI R24 , LOW ( 0xE66 )
0001e5 e09e     +LDI R25 , HIGH ( 0xE66 )
                +__DELAY_USW_LOOP :
0001e6 9701     +SBIW R24 , 1
0001e7 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xE66
0001e8 95a8      	wdr
0001e9 9711      	sbiw r26,1
0001ea f7c9      	brne __delay_ms0
                 __delay_ms1:
0001eb 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega2560 register use summary:
r0 :   4 r1 :   1 r2 :   0 r3 :   5 r4 :   4 r5 :   0 r6 :   4 r7 :   0 
r8 :   3 r9 :   2 r10:   4 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   4 r17:   4 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  11 r25:   3 r26:   6 r27:   4 r28:   1 r29:   1 r30: 172 r31:  14 
x  :   3 y  :  13 z  :   9 
Registers used: 22 out of 35 (62.9%)

ATmega2560 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   1 
adiw  :   1 and   :   0 andi  :   1 asr   :   0 bclr  :   0 bld   :   0 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   3 
brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :   9 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   1 
cbi   :   1 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :   9 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :   4 cpc   :   1 cpi   :   0 cpse  :   0 dec   :   2 des   :   0 
eicall:   0 eijmp :   0 elpm  :   0 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :   2 inc   :   3 jmp   :  58 
ld    :   6 ldd   :   0 ldi   :  45 lds   :   2 lpm   :   7 lsl   :   0 
lsr   :   0 mov   :   3 movw  :   3 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  31 pop   :   0 
push  :   0 rcall :   0 ret   :   1 reti  :   1 rjmp  :   5 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   2 sbi   :   3 sbic  :   0 sbis  :   0 
sbiw  :   5 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :  12 std   :   0 sts   :  92 
sub   :   0 subi  :   2 swap  :   0 tst   :   1 wdr   :   1 
Instructions used: 36 out of 119 (30.3%)

ATmega2560 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0003d8    950     34    984  262144   0.4%
[.dseg] 0x000200 0x000a20      0     32     32    8192   0.4%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 8 warnings
