{"Source Block": ["hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@258:282@HdlStmProcess", "                irq <= 1'b0;\n        else\n                irq <= |up_irq_pending;\nend\n\nalways @(posedge clk) begin\n        if (rstn == 1'b0) begin\n                up_wack_ff <= 1'b0;\n                up_scratch <= 'h00;\n                up_sw_reset <= 1'b1;\n        end else begin\n                up_wack_ff <= up_wreq_s;\n                if (up_wreq_s) begin\n                        case (up_waddr_s)\n                        8'h02: up_scratch <= up_wdata_s;\n                        8'h10: up_sw_reset <= up_wdata_s;\n                        endcase\n                end\n        end\nend\n\n// the software reset should reset all the registers\nalways @(posedge clk) begin\n  if (up_sw_resetn == 1'b0) begin\n    up_irq_mask <= 'h00;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[263, "always @(posedge clk) begin\n"], [264, "        if (rstn == 1'b0) begin\n"], [265, "                up_wack_ff <= 1'b0;\n"], [266, "                up_scratch <= 'h00;\n"], [267, "                up_sw_reset <= 1'b1;\n"], [268, "        end else begin\n"], [269, "                up_wack_ff <= up_wreq_s;\n"], [270, "                if (up_wreq_s) begin\n"], [271, "                        case (up_waddr_s)\n"], [272, "                        8'h02: up_scratch <= up_wdata_s;\n"], [273, "                        8'h10: up_sw_reset <= up_wdata_s;\n"], [274, "                        endcase\n"], [275, "                end\n"], [276, "        end\n"], [277, "end\n"]], "Add": []}}