INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/my_iobuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_iobuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_s_arb_req_suppress_concat_0/sim/main_design_s_arb_req_suppress_concat_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_s_arb_req_suppress_concat_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlconcat_0_0/sim/main_design_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlslice_0_1/sim/main_design_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlslice_0_2/sim/main_design_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_monitor0_slice0_1/sim/main_design_monitor0_slice0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_monitor0_slice0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_monitor0_slice1_1/sim/main_design_monitor0_slice1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_monitor0_slice1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlconcat_0_2/sim/main_design_xlconcat_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_xlconcat_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_pins_0_n_0/sim/main_design_lvds_pins_0_n_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_lvds_pins_0_n_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_data_0_concat_n_0/sim/main_design_lvds_data_0_concat_n_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_lvds_data_0_concat_n_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_data_0_concat_p_0/sim/main_design_lvds_data_0_concat_p_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_design_lvds_data_0_concat_p_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nothon/fpga2C/ZTurnV2/ZTurnV2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
