Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "C:/Users/tom/firstprinciples-audio/VHDL/DAC/interpolator_tb_isim_beh.exe" -prj "C:/Users/tom/firstprinciples-audio/VHDL/DAC/interpolator_tb_beh.prj" "work.interpolator_tb" 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/tom/firstprinciples-audio/VHDL/DAC/ipcore_dir/interpolation1.vhd" into library work
Parsing VHDL file "C:/Users/tom/firstprinciples-audio/VHDL/DAC/ipcore_dir/interpolation2.vhd" into library work
Parsing VHDL file "C:/Users/tom/firstprinciples-audio/VHDL/DAC/ipcore_dir/interpolation3.vhd" into library work
Parsing VHDL file "C:/Users/tom/firstprinciples-audio/VHDL/DAC/ipcore_dir/ciccomp.vhd" into library work
Parsing VHDL file "C:/Users/tom/firstprinciples-audio/VHDL/DAC/ipcore_dir/cic.vhd" into library work
Parsing VHDL file "C:/Users/tom/firstprinciples-audio/VHDL/DAC/interpolator.vhd" into library work
Parsing VHDL file "C:/Users/tom/firstprinciples-audio/VHDL/DAC/interpolator_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package bip_utils_pkg_v2_0
Compiling package std_logic_textio
Compiling package fir_compiler_v5_0_sim_pkg
Compiling package ul_utils
Compiling package fir_compiler_v5_0_sim_comps
Compiling architecture behavioral of entity fir_compiler_v5_0_mac_fir [\fir_compiler_v5_0_mac_fir("spar...]
Compiling architecture behavioral of entity fir_compiler_v5_0 [\fir_compiler_v5_0("spartan6","s...]
Compiling architecture interpolation1_a of entity interpolation1 [interpolation1_default]
Compiling architecture behavioral of entity fir_compiler_v5_0_mac_fir [\fir_compiler_v5_0_mac_fir("spar...]
Compiling architecture behavioral of entity fir_compiler_v5_0 [\fir_compiler_v5_0("spartan6","s...]
Compiling architecture interpolation2_a of entity interpolation2 [interpolation2_default]
Compiling architecture behavioral of entity fir_compiler_v5_0_mac_fir [\fir_compiler_v5_0_mac_fir("spar...]
Compiling architecture behavioral of entity fir_compiler_v5_0 [\fir_compiler_v5_0("spartan6","s...]
Compiling architecture interpolation3_a of entity interpolation3 [interpolation3_default]
Compiling architecture behavioral of entity fir_compiler_v5_0_mac_fir [\fir_compiler_v5_0_mac_fir("spar...]
Compiling architecture behavioral of entity fir_compiler_v5_0 [\fir_compiler_v5_0("spartan6","s...]
Compiling architecture ciccomp_a of entity ciccomp [ciccomp_default]
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling package math_real
Compiling package cic_compiler_v2_0_pkg
Compiling package cic_compiler_v2_0_sim_comps
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity cic_compiler_v2_0_interpolate_bhv [\cic_compiler_v2_0_interpolate_b...]
Compiling architecture behavioral of entity cic_compiler_v2_0 [\cic_compiler_v2_0("cic",0,6,1,1...]
Compiling architecture cic_a of entity cic [cic_default]
Compiling architecture behavioral of entity interpolator [interpolator_default]
Compiling architecture behavior of entity interpolator_tb
Time Resolution for simulation is 1ps.
Waiting for 23 sub-compilation(s) to finish...
Compiled 48 VHDL Units
Built simulation executable C:/Users/tom/firstprinciples-audio/VHDL/DAC/interpolator_tb_isim_beh.exe
Fuse Memory Usage: 92004 KB
Fuse CPU Usage: 6005 ms
