
*** Running vivado
    with args -log RV32I46F5SPMMIOSoCTOP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source RV32I46F5SPMMIOSoCTOP.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Dec 21 00:23:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source RV32I46F5SPMMIOSoCTOP.tcl -notrace
Command: link_design -top RV32I46F5SPMMIOSoCTOP -part xc7a200tsbg484-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tsbg484-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 592.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2698 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/KHWL2025/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone.srcs/constrs_1/imports/sources/RV32I46F_5SP_Debug_XDC.xdc]
Finished Parsing XDC File [C:/Users/KHWL2025/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone.srcs/constrs_1/imports/sources/RV32I46F_5SP_Debug_XDC.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.009 . Memory (MB): peak = 747.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1038 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1024 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 747.574 ; gain = 422.453
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 781.711 ; gain = 34.137

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2c0812eed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1156.055 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2c0812eed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1156.055 ; gain = 0.000
Phase 1 Initialization | Checksum: 2c0812eed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1156.055 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 2c0812eed

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.230 ; gain = 534.176

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2c0812eed

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.230 ; gain = 534.176
Phase 2 Timer Update And Timing Data Collection | Checksum: 2c0812eed

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.230 ; gain = 534.176

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 262432a2d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.230 ; gain = 534.176
Retarget | Checksum: 262432a2d
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 26cd01a4d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.230 ; gain = 534.176
Constant propagation | Checksum: 26cd01a4d
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1690.230 ; gain = 0.000
Phase 5 Sweep | Checksum: 1ed199693

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1690.230 ; gain = 534.176
Sweep | Checksum: 1ed199693
INFO: [Opt 31-389] Phase Sweep created 7 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1ed199693

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1690.230 ; gain = 534.176
BUFG optimization | Checksum: 1ed199693
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1ed199693

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1690.230 ; gain = 534.176
Shift Register Optimization | Checksum: 1ed199693
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7a200t is unsupported

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2c55a8bef

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1690.230 ; gain = 534.176
Post Processing Netlist | Checksum: 2c55a8bef
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 31fad4f77

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1690.230 ; gain = 534.176

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1690.230 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 31fad4f77

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1690.230 ; gain = 534.176
Phase 9 Finalization | Checksum: 31fad4f77

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1690.230 ; gain = 534.176
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               7  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 31fad4f77

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1690.230 ; gain = 534.176

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1690.230 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 31fad4f77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1690.230 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1690.230 ; gain = 942.656
INFO: [Vivado 12-24828] Executing command : report_drc -file RV32I46F5SPMMIOSoCTOP_drc_opted.rpt -pb RV32I46F5SPMMIOSoCTOP_drc_opted.pb -rpx RV32I46F5SPMMIOSoCTOP_drc_opted.rpx
Command: report_drc -file RV32I46F5SPMMIOSoCTOP_drc_opted.rpt -pb RV32I46F5SPMMIOSoCTOP_drc_opted.pb -rpx RV32I46F5SPMMIOSoCTOP_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/KHWL2025/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone.runs/impl_1/RV32I46F5SPMMIOSoCTOP_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1690.230 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.230 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1690.230 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1690.230 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1690.230 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1690.230 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1690.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/KHWL2025/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone.runs/impl_1/RV32I46F5SPMMIOSoCTOP_opt.dcp' has been generated.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'Explore' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1690.230 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 26289c45a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1690.230 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1690.230 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 123381657

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1719.414 ; gain = 29.184

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1940d904b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1940d904b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1829.047 ; gain = 138.816
Phase 1 Placer Initialization | Checksum: 1940d904b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fcf626ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c0d23d40

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c0d23d40

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1f0115179

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1f0115179

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1196 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 547 nets or LUTs. Breaked 0 LUT, combined 547 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1829.047 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            547  |                   547  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            547  |                   547  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 2307c254c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 1829.047 ; gain = 138.816
Phase 2.5 Global Place Phase2 | Checksum: 20d37d5d3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1829.047 ; gain = 138.816
Phase 2 Global Placement | Checksum: 20d37d5d3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1edd4fcbb

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2d16ccdb6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23969323d

Time (s): cpu = 00:00:46 ; elapsed = 00:00:31 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26c0553f8

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 190476b8e

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10febd170

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26401818b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 1829.047 ; gain = 138.816
Phase 3 Detail Placement | Checksum: 26401818b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:37 . Memory (MB): peak = 1829.047 ; gain = 138.816

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d6cc9488

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.699 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12603f7f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.924 . Memory (MB): peak = 1878.613 ; gain = 0.000
INFO: [Place 46-33] Processed net internal_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2727d7ad9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1878.613 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d6cc9488

Time (s): cpu = 00:01:02 ; elapsed = 00:00:43 . Memory (MB): peak = 1878.613 ; gain = 188.383

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.699. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b614dce0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1878.613 ; gain = 188.383

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1878.613 ; gain = 188.383
Phase 4.1 Post Commit Optimization | Checksum: 1b614dce0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1878.613 ; gain = 188.383

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b614dce0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:43 . Memory (MB): peak = 1878.613 ; gain = 188.383

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b614dce0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1878.613 ; gain = 188.383
Phase 4.3 Placer Reporting | Checksum: 1b614dce0

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1878.613 ; gain = 188.383

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1878.613 ; gain = 0.000

Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 1878.613 ; gain = 188.383
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a061eb56

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1878.613 ; gain = 188.383
Ending Placer Task | Checksum: 19fa6fe32

Time (s): cpu = 00:01:04 ; elapsed = 00:00:44 . Memory (MB): peak = 1878.613 ; gain = 188.383
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:46 . Memory (MB): peak = 1878.613 ; gain = 188.383
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file RV32I46F5SPMMIOSoCTOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1878.613 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file RV32I46F5SPMMIOSoCTOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1878.613 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file RV32I46F5SPMMIOSoCTOP_utilization_placed.rpt -pb RV32I46F5SPMMIOSoCTOP_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1878.613 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.613 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1878.613 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1878.613 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1878.613 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1878.613 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1878.613 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/KHWL2025/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone.runs/impl_1/RV32I46F5SPMMIOSoCTOP_placed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1884.363 ; gain = 5.750
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.699 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1901.211 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1903.117 ; gain = 1.906
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1903.117 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1903.117 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1903.117 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1903.117 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1903.117 ; gain = 1.906
INFO: [Common 17-1381] The checkpoint 'C:/Users/KHWL2025/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone.runs/impl_1/RV32I46F5SPMMIOSoCTOP_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d5d13c51 ConstDB: 0 ShapeSum: 31bad67d RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 8e57 | NumContArr: 8c36595e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 21188dcef

Time (s): cpu = 00:01:37 ; elapsed = 00:01:25 . Memory (MB): peak = 2086.711 ; gain = 183.594

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 21188dcef

Time (s): cpu = 00:01:38 ; elapsed = 00:01:25 . Memory (MB): peak = 2086.711 ; gain = 183.594

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 21188dcef

Time (s): cpu = 00:01:38 ; elapsed = 00:01:26 . Memory (MB): peak = 2086.711 ; gain = 183.594
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2694b2164

Time (s): cpu = 00:01:49 ; elapsed = 00:01:33 . Memory (MB): peak = 2156.781 ; gain = 253.664
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.250  | TNS=0.000  | WHS=-0.261 | THS=-3818.637|


Router Utilization Summary
  Global Vertical Routing Utilization    = 4.04899e-05 %
  Global Horizontal Routing Utilization  = 3.30469e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8206
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8205
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 3205c1914

Time (s): cpu = 00:01:54 ; elapsed = 00:01:35 . Memory (MB): peak = 2186.910 ; gain = 283.793

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 3205c1914

Time (s): cpu = 00:01:54 ; elapsed = 00:01:35 . Memory (MB): peak = 2186.910 ; gain = 283.793

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2b4e79d54

Time (s): cpu = 00:02:11 ; elapsed = 00:01:44 . Memory (MB): peak = 2186.910 ; gain = 283.793
Phase 4 Initial Routing | Checksum: 2b4e79d54

Time (s): cpu = 00:02:11 ; elapsed = 00:01:44 . Memory (MB): peak = 2186.910 ; gain = 283.793

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2407
 Number of Nodes with overlaps = 331
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.621  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 263f3b1c3

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 2186.910 ; gain = 283.793
Phase 5 Rip-up And Reroute | Checksum: 263f3b1c3

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 2186.910 ; gain = 283.793

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 263f3b1c3

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 2186.910 ; gain = 283.793

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 263f3b1c3

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 2186.910 ; gain = 283.793
Phase 6 Delay and Skew Optimization | Checksum: 263f3b1c3

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 2186.910 ; gain = 283.793

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.681  | TNS=0.000  | WHS=0.079  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 23d22ec3e

Time (s): cpu = 00:02:37 ; elapsed = 00:02:04 . Memory (MB): peak = 2186.910 ; gain = 283.793
Phase 7 Post Hold Fix | Checksum: 23d22ec3e

Time (s): cpu = 00:02:37 ; elapsed = 00:02:04 . Memory (MB): peak = 2186.910 ; gain = 283.793

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.64749 %
  Global Horizontal Routing Utilization  = 1.9152 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 23d22ec3e

Time (s): cpu = 00:02:38 ; elapsed = 00:02:04 . Memory (MB): peak = 2186.910 ; gain = 283.793

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 23d22ec3e

Time (s): cpu = 00:02:38 ; elapsed = 00:02:04 . Memory (MB): peak = 2186.910 ; gain = 283.793

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2760032b1

Time (s): cpu = 00:02:39 ; elapsed = 00:02:05 . Memory (MB): peak = 2186.910 ; gain = 283.793

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2760032b1

Time (s): cpu = 00:02:40 ; elapsed = 00:02:06 . Memory (MB): peak = 2186.910 ; gain = 283.793

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.674  | TNS=0.000  | WHS=0.079  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 2bcafbe4c

Time (s): cpu = 00:03:10 ; elapsed = 00:02:31 . Memory (MB): peak = 2186.910 ; gain = 283.793
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 151.08 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 166af7b6c

Time (s): cpu = 00:03:10 ; elapsed = 00:02:31 . Memory (MB): peak = 2186.910 ; gain = 283.793
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 166af7b6c

Time (s): cpu = 00:03:10 ; elapsed = 00:02:31 . Memory (MB): peak = 2186.910 ; gain = 283.793

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:11 ; elapsed = 00:02:32 . Memory (MB): peak = 2186.910 ; gain = 283.793
INFO: [Vivado 12-24828] Executing command : report_drc -file RV32I46F5SPMMIOSoCTOP_drc_routed.rpt -pb RV32I46F5SPMMIOSoCTOP_drc_routed.pb -rpx RV32I46F5SPMMIOSoCTOP_drc_routed.rpx
Command: report_drc -file RV32I46F5SPMMIOSoCTOP_drc_routed.rpt -pb RV32I46F5SPMMIOSoCTOP_drc_routed.pb -rpx RV32I46F5SPMMIOSoCTOP_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/KHWL2025/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone.runs/impl_1/RV32I46F5SPMMIOSoCTOP_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2186.910 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file RV32I46F5SPMMIOSoCTOP_methodology_drc_routed.rpt -pb RV32I46F5SPMMIOSoCTOP_methodology_drc_routed.pb -rpx RV32I46F5SPMMIOSoCTOP_methodology_drc_routed.rpx
Command: report_methodology -file RV32I46F5SPMMIOSoCTOP_methodology_drc_routed.rpt -pb RV32I46F5SPMMIOSoCTOP_methodology_drc_routed.pb -rpx RV32I46F5SPMMIOSoCTOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/KHWL2025/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone.runs/impl_1/RV32I46F5SPMMIOSoCTOP_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2186.910 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I46F5SPMMIOSoCTOP_timing_summary_routed.rpt -pb RV32I46F5SPMMIOSoCTOP_timing_summary_routed.pb -rpx RV32I46F5SPMMIOSoCTOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file RV32I46F5SPMMIOSoCTOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file RV32I46F5SPMMIOSoCTOP_route_status.rpt -pb RV32I46F5SPMMIOSoCTOP_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file RV32I46F5SPMMIOSoCTOP_power_routed.rpt -pb RV32I46F5SPMMIOSoCTOP_power_summary_routed.pb -rpx RV32I46F5SPMMIOSoCTOP_power_routed.rpx
Command: report_power -file RV32I46F5SPMMIOSoCTOP_power_routed.rpt -pb RV32I46F5SPMMIOSoCTOP_power_summary_routed.pb -rpx RV32I46F5SPMMIOSoCTOP_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2186.910 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file RV32I46F5SPMMIOSoCTOP_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file RV32I46F5SPMMIOSoCTOP_bus_skew_routed.rpt -pb RV32I46F5SPMMIOSoCTOP_bus_skew_routed.pb -rpx RV32I46F5SPMMIOSoCTOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:47 ; elapsed = 00:00:27 . Memory (MB): peak = 2186.910 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.117 . Memory (MB): peak = 2186.910 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2186.910 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2186.910 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.201 . Memory (MB): peak = 2186.910 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2186.910 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2186.910 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2186.910 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/KHWL2025/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone/RV32I46F5SP_MMIO_Dhrystone.runs/impl_1/RV32I46F5SPMMIOSoCTOP_routed.dcp' has been generated.
Command: write_bitstream -force RV32I46F5SPMMIOSoCTOP.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 61620832 bits.
Writing bitstream ./RV32I46F5SPMMIOSoCTOP.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
124 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2583.047 ; gain = 396.137
INFO: [Common 17-206] Exiting Vivado at Sun Dec 21 00:28:16 2025...
