
sensor_with_rtos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000033ec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800357c  0800357c  0000457c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035e8  080035e8  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080035e8  080035e8  000045e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080035f0  080035f0  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035f0  080035f0  000045f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080035f4  080035f4  000045f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080035f8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010d0  2000005c  08003654  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000112c  08003654  0000512c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000610b  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001434  00000000  00000000  0000b197  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000678  00000000  00000000  0000c5d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004cd  00000000  00000000  0000cc48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026563  00000000  00000000  0000d115  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007810  00000000  00000000  00033678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ecdb1  00000000  00000000  0003ae88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00127c39  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001dd0  00000000  00000000  00127c7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00129a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003564 	.word	0x08003564

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08003564 	.word	0x08003564

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005e8:	b480      	push	{r7}
 80005ea:	b085      	sub	sp, #20
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	60f8      	str	r0, [r7, #12]
 80005f0:	60b9      	str	r1, [r7, #8]
 80005f2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	4a07      	ldr	r2, [pc, #28]	@ (8000614 <vApplicationGetIdleTaskMemory+0x2c>)
 80005f8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005fa:	68bb      	ldr	r3, [r7, #8]
 80005fc:	4a06      	ldr	r2, [pc, #24]	@ (8000618 <vApplicationGetIdleTaskMemory+0x30>)
 80005fe:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	2280      	movs	r2, #128	@ 0x80
 8000604:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000606:	bf00      	nop
 8000608:	3714      	adds	r7, #20
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
 8000612:	bf00      	nop
 8000614:	20000078 	.word	0x20000078
 8000618:	200000cc 	.word	0x200000cc

0800061c <main>:
void Task_RGB_Update(void *pv);
void Task_LED(void *pv);

/********** Main **********/
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b082      	sub	sp, #8
 8000620:	af02      	add	r7, sp, #8
    RCC->AHB2ENR |= GPIOAEN | GPIOBEN;
 8000622:	4b2e      	ldr	r3, [pc, #184]	@ (80006dc <main+0xc0>)
 8000624:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000626:	4a2d      	ldr	r2, [pc, #180]	@ (80006dc <main+0xc0>)
 8000628:	f043 0303 	orr.w	r3, r3, #3
 800062c:	64d3      	str	r3, [r2, #76]	@ 0x4c
    RCC->APB1ENR1 |= USART2EN | TIM2EN;
 800062e:	4b2b      	ldr	r3, [pc, #172]	@ (80006dc <main+0xc0>)
 8000630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000632:	4a2a      	ldr	r2, [pc, #168]	@ (80006dc <main+0xc0>)
 8000634:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000638:	f043 0301 	orr.w	r3, r3, #1
 800063c:	6593      	str	r3, [r2, #88]	@ 0x58
    RCC->APB2ENR |= TIM1EN;
 800063e:	4b27      	ldr	r3, [pc, #156]	@ (80006dc <main+0xc0>)
 8000640:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000642:	4a26      	ldr	r2, [pc, #152]	@ (80006dc <main+0xc0>)
 8000644:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000648:	6613      	str	r3, [r2, #96]	@ 0x60

    uart2_init();
 800064a:	f000 f8c3 	bl	80007d4 <uart2_init>
    led_init();
 800064e:	f000 f85d 	bl	800070c <led_init>
    trig_init();
 8000652:	f000 f889 	bl	8000768 <trig_init>
    rgb_init();
 8000656:	f000 f871 	bl	800073c <rgb_init>
    echo_timer_init();
 800065a:	f000 f89d 	bl	8000798 <echo_timer_init>

    distQueue = xQueueCreate(5, sizeof(float));
 800065e:	2200      	movs	r2, #0
 8000660:	2104      	movs	r1, #4
 8000662:	2005      	movs	r0, #5
 8000664:	f000 fbce 	bl	8000e04 <xQueueGenericCreate>
 8000668:	4603      	mov	r3, r0
 800066a:	4a1d      	ldr	r2, [pc, #116]	@ (80006e0 <main+0xc4>)
 800066c:	6013      	str	r3, [r2, #0]

    xTaskCreate(Task_TriggerSensor, "Trigger", 128, NULL, 3, NULL);
 800066e:	2300      	movs	r3, #0
 8000670:	9301      	str	r3, [sp, #4]
 8000672:	2303      	movs	r3, #3
 8000674:	9300      	str	r3, [sp, #0]
 8000676:	2300      	movs	r3, #0
 8000678:	2280      	movs	r2, #128	@ 0x80
 800067a:	491a      	ldr	r1, [pc, #104]	@ (80006e4 <main+0xc8>)
 800067c:	481a      	ldr	r0, [pc, #104]	@ (80006e8 <main+0xcc>)
 800067e:	f001 f853 	bl	8001728 <xTaskCreate>
    xTaskCreate(Task_CalcDistance, "Measure", 128, NULL, 3, NULL);
 8000682:	2300      	movs	r3, #0
 8000684:	9301      	str	r3, [sp, #4]
 8000686:	2303      	movs	r3, #3
 8000688:	9300      	str	r3, [sp, #0]
 800068a:	2300      	movs	r3, #0
 800068c:	2280      	movs	r2, #128	@ 0x80
 800068e:	4917      	ldr	r1, [pc, #92]	@ (80006ec <main+0xd0>)
 8000690:	4817      	ldr	r0, [pc, #92]	@ (80006f0 <main+0xd4>)
 8000692:	f001 f849 	bl	8001728 <xTaskCreate>
    xTaskCreate(Task_UART_Send, "UART", 128, NULL, 2, NULL);
 8000696:	2300      	movs	r3, #0
 8000698:	9301      	str	r3, [sp, #4]
 800069a:	2302      	movs	r3, #2
 800069c:	9300      	str	r3, [sp, #0]
 800069e:	2300      	movs	r3, #0
 80006a0:	2280      	movs	r2, #128	@ 0x80
 80006a2:	4914      	ldr	r1, [pc, #80]	@ (80006f4 <main+0xd8>)
 80006a4:	4814      	ldr	r0, [pc, #80]	@ (80006f8 <main+0xdc>)
 80006a6:	f001 f83f 	bl	8001728 <xTaskCreate>
    xTaskCreate(Task_RGB_Update, "RGB", 128, NULL, 2, NULL);
 80006aa:	2300      	movs	r3, #0
 80006ac:	9301      	str	r3, [sp, #4]
 80006ae:	2302      	movs	r3, #2
 80006b0:	9300      	str	r3, [sp, #0]
 80006b2:	2300      	movs	r3, #0
 80006b4:	2280      	movs	r2, #128	@ 0x80
 80006b6:	4911      	ldr	r1, [pc, #68]	@ (80006fc <main+0xe0>)
 80006b8:	4811      	ldr	r0, [pc, #68]	@ (8000700 <main+0xe4>)
 80006ba:	f001 f835 	bl	8001728 <xTaskCreate>
    xTaskCreate(Task_LED, "LED", 64, NULL, 1, NULL);
 80006be:	2300      	movs	r3, #0
 80006c0:	9301      	str	r3, [sp, #4]
 80006c2:	2301      	movs	r3, #1
 80006c4:	9300      	str	r3, [sp, #0]
 80006c6:	2300      	movs	r3, #0
 80006c8:	2240      	movs	r2, #64	@ 0x40
 80006ca:	490e      	ldr	r1, [pc, #56]	@ (8000704 <main+0xe8>)
 80006cc:	480e      	ldr	r0, [pc, #56]	@ (8000708 <main+0xec>)
 80006ce:	f001 f82b 	bl	8001728 <xTaskCreate>

    vTaskStartScheduler();
 80006d2:	f001 f997 	bl	8001a04 <vTaskStartScheduler>

    while(1);
 80006d6:	bf00      	nop
 80006d8:	e7fd      	b.n	80006d6 <main+0xba>
 80006da:	bf00      	nop
 80006dc:	40021000 	.word	0x40021000
 80006e0:	200002cc 	.word	0x200002cc
 80006e4:	0800357c 	.word	0x0800357c
 80006e8:	08000911 	.word	0x08000911
 80006ec:	08003584 	.word	0x08003584
 80006f0:	0800093d 	.word	0x0800093d
 80006f4:	0800358c 	.word	0x0800358c
 80006f8:	0800098d 	.word	0x0800098d
 80006fc:	08003594 	.word	0x08003594
 8000700:	080009e1 	.word	0x080009e1
 8000704:	08003598 	.word	0x08003598
 8000708:	08000a49 	.word	0x08000a49

0800070c <led_init>:
}

/********** LED Init **********/
void led_init(void)
{
 800070c:	b480      	push	{r7}
 800070e:	af00      	add	r7, sp, #0
    GPIOA->MODER &= ~(3U<<(2*5));
 8000710:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800071a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800071e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (1U<<(2*5));
 8000720:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800072a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800072e:	6013      	str	r3, [r2, #0]
}
 8000730:	bf00      	nop
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
	...

0800073c <rgb_init>:

/********** RGB LED Init **********/
void rgb_init(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
    GPIOB->MODER &= ~((3U<<(2*0))|(3U<<(2*1))|(3U<<(2*2)));
 8000740:	4b08      	ldr	r3, [pc, #32]	@ (8000764 <rgb_init+0x28>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a07      	ldr	r2, [pc, #28]	@ (8000764 <rgb_init+0x28>)
 8000746:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800074a:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  ((1U<<(2*0))|(1U<<(2*1))|(1U<<(2*2)));
 800074c:	4b05      	ldr	r3, [pc, #20]	@ (8000764 <rgb_init+0x28>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a04      	ldr	r2, [pc, #16]	@ (8000764 <rgb_init+0x28>)
 8000752:	f043 0315 	orr.w	r3, r3, #21
 8000756:	6013      	str	r3, [r2, #0]
}
 8000758:	bf00      	nop
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr
 8000762:	bf00      	nop
 8000764:	48000400 	.word	0x48000400

08000768 <trig_init>:

/********** Trigger Init **********/
void trig_init(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
    GPIOA->MODER &= ~(3U<<(2*9));
 800076c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000776:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 800077a:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (1U<<(2*9));
 800077c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000786:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800078a:	6013      	str	r3, [r2, #0]
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr
	...

08000798 <echo_timer_init>:

/********** Echo Timer Init **********/
void echo_timer_init(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
    GPIOA->MODER &= ~(3U<<(2*8));
 800079c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007a6:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80007aa:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  (0U<<(2*8)); // Input mode
 80007ac:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007b0:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	6013      	str	r3, [r2, #0]
    TIM1->PSC = 80 - 1;  // 1MHz timer => 1Âµs resolution
 80007b8:	4b05      	ldr	r3, [pc, #20]	@ (80007d0 <echo_timer_init+0x38>)
 80007ba:	224f      	movs	r2, #79	@ 0x4f
 80007bc:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM1->CR1 = 1;
 80007be:	4b04      	ldr	r3, [pc, #16]	@ (80007d0 <echo_timer_init+0x38>)
 80007c0:	2201      	movs	r2, #1
 80007c2:	601a      	str	r2, [r3, #0]
}
 80007c4:	bf00      	nop
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	40012c00 	.word	0x40012c00

080007d4 <uart2_init>:

/********** UART Init **********/
void uart2_init(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0
    GPIOA->MODER &= ~((3U<<(2*2))|(3U<<(2*3)));
 80007d8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80007e6:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  ((2U<<(2*2))|(2U<<(2*3)));
 80007e8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007f2:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 80007f6:	6013      	str	r3, [r2, #0]
    GPIOA->AFR[0] |= (7U<<(4*2))|(7U<<(4*3));
 80007f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007fc:	6a1b      	ldr	r3, [r3, #32]
 80007fe:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000802:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000806:	6213      	str	r3, [r2, #32]

    USART2->BRR = 0x1A0; // 115200 baud @ 80MHz
 8000808:	4b05      	ldr	r3, [pc, #20]	@ (8000820 <uart2_init+0x4c>)
 800080a:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 800080e:	60da      	str	r2, [r3, #12]
    USART2->CR1 = (1U<<3)|(1U<<2)|(1U<<0);
 8000810:	4b03      	ldr	r3, [pc, #12]	@ (8000820 <uart2_init+0x4c>)
 8000812:	220d      	movs	r2, #13
 8000814:	601a      	str	r2, [r3, #0]
}
 8000816:	bf00      	nop
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	40004400 	.word	0x40004400

08000824 <uart2_write>:

void uart2_write(char ch)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	71fb      	strb	r3, [r7, #7]
    while(!(USART2->ISR & (1U<<7)));
 800082e:	bf00      	nop
 8000830:	4b07      	ldr	r3, [pc, #28]	@ (8000850 <uart2_write+0x2c>)
 8000832:	69db      	ldr	r3, [r3, #28]
 8000834:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000838:	2b00      	cmp	r3, #0
 800083a:	d0f9      	beq.n	8000830 <uart2_write+0xc>
    USART2->TDR = ch;
 800083c:	4b04      	ldr	r3, [pc, #16]	@ (8000850 <uart2_write+0x2c>)
 800083e:	79fa      	ldrb	r2, [r7, #7]
 8000840:	b292      	uxth	r2, r2
 8000842:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8000844:	bf00      	nop
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	40004400 	.word	0x40004400

08000854 <uart2_write_str>:

void uart2_write_str(char *str)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
    while(*str) uart2_write(*str++);
 800085c:	e006      	b.n	800086c <uart2_write_str+0x18>
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	1c5a      	adds	r2, r3, #1
 8000862:	607a      	str	r2, [r7, #4]
 8000864:	781b      	ldrb	r3, [r3, #0]
 8000866:	4618      	mov	r0, r3
 8000868:	f7ff ffdc 	bl	8000824 <uart2_write>
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d1f4      	bne.n	800085e <uart2_write_str+0xa>
}
 8000874:	bf00      	nop
 8000876:	bf00      	nop
 8000878:	3708      	adds	r7, #8
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}

0800087e <delay_us>:

/********** Microsecond Delay **********/
void delay_us(uint32_t us)
{
 800087e:	b480      	push	{r7}
 8000880:	b083      	sub	sp, #12
 8000882:	af00      	add	r7, sp, #0
 8000884:	6078      	str	r0, [r7, #4]
    TIM2->PSC = 80 - 1;   // 1 MHz
 8000886:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800088a:	224f      	movs	r2, #79	@ 0x4f
 800088c:	629a      	str	r2, [r3, #40]	@ 0x28
    TIM2->ARR = us;
 800088e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM2->CNT = 0;
 8000896:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800089a:	2200      	movs	r2, #0
 800089c:	625a      	str	r2, [r3, #36]	@ 0x24
    TIM2->CR1 |= 1;
 800089e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008a8:	f043 0301 	orr.w	r3, r3, #1
 80008ac:	6013      	str	r3, [r2, #0]
    while(!(TIM2->SR & 1));
 80008ae:	bf00      	nop
 80008b0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80008b4:	691b      	ldr	r3, [r3, #16]
 80008b6:	f003 0301 	and.w	r3, r3, #1
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d0f8      	beq.n	80008b0 <delay_us+0x32>
    TIM2->SR = 0;
 80008be:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80008c2:	2200      	movs	r2, #0
 80008c4:	611a      	str	r2, [r3, #16]
}
 80008c6:	bf00      	nop
 80008c8:	370c      	adds	r7, #12
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
	...

080008d4 <measure_echo>:

/********** Measure Echo Duration **********/
uint32_t measure_echo(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
    while(!(GPIOA->IDR & ECHO_PIN)); // wait for high
 80008d8:	bf00      	nop
 80008da:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80008de:	691b      	ldr	r3, [r3, #16]
 80008e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80008e4:	2b00      	cmp	r3, #0
 80008e6:	d0f8      	beq.n	80008da <measure_echo+0x6>
    TIM1->CNT = 0;
 80008e8:	4b08      	ldr	r3, [pc, #32]	@ (800090c <measure_echo+0x38>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	625a      	str	r2, [r3, #36]	@ 0x24
    while(GPIOA->IDR & ECHO_PIN);    // wait for low
 80008ee:	bf00      	nop
 80008f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80008f4:	691b      	ldr	r3, [r3, #16]
 80008f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d1f8      	bne.n	80008f0 <measure_echo+0x1c>
    return TIM1->CNT;
 80008fe:	4b03      	ldr	r3, [pc, #12]	@ (800090c <measure_echo+0x38>)
 8000900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8000902:	4618      	mov	r0, r3
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr
 800090c:	40012c00 	.word	0x40012c00

08000910 <Task_TriggerSensor>:

/********** Tasks **********/
void Task_TriggerSensor(void *pv)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
    while(1)
    {
        GPIOA->BSRR = TRIG_PIN;
 8000918:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800091c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000920:	619a      	str	r2, [r3, #24]
        delay_us(10);
 8000922:	200a      	movs	r0, #10
 8000924:	f7ff ffab 	bl	800087e <delay_us>
        GPIOA->BRR = TRIG_PIN;
 8000928:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800092c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000930:	629a      	str	r2, [r3, #40]	@ 0x28
        vTaskDelay(pdMS_TO_TICKS(100));
 8000932:	2064      	movs	r0, #100	@ 0x64
 8000934:	f001 f830 	bl	8001998 <vTaskDelay>
        GPIOA->BSRR = TRIG_PIN;
 8000938:	bf00      	nop
 800093a:	e7ed      	b.n	8000918 <Task_TriggerSensor+0x8>

0800093c <Task_CalcDistance>:
    }
}

void Task_CalcDistance(void *pv)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
    float distance;
    uint32_t echo_time;
    while(1)
    {
        echo_time = measure_echo();
 8000944:	f7ff ffc6 	bl	80008d4 <measure_echo>
 8000948:	60f8      	str	r0, [r7, #12]
        distance = (echo_time * 0.0343f) / 2.0f;
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	ee07 3a90 	vmov	s15, r3
 8000950:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000954:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8000984 <Task_CalcDistance+0x48>
 8000958:	ee27 7a87 	vmul.f32	s14, s15, s14
 800095c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8000960:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000964:	edc7 7a02 	vstr	s15, [r7, #8]
        xQueueSend(distQueue, &distance, 0);
 8000968:	4b07      	ldr	r3, [pc, #28]	@ (8000988 <Task_CalcDistance+0x4c>)
 800096a:	6818      	ldr	r0, [r3, #0]
 800096c:	f107 0108 	add.w	r1, r7, #8
 8000970:	2300      	movs	r3, #0
 8000972:	2200      	movs	r2, #0
 8000974:	f000 faa0 	bl	8000eb8 <xQueueGenericSend>
        vTaskDelay(pdMS_TO_TICKS(100));
 8000978:	2064      	movs	r0, #100	@ 0x64
 800097a:	f001 f80d 	bl	8001998 <vTaskDelay>
        echo_time = measure_echo();
 800097e:	bf00      	nop
 8000980:	e7e0      	b.n	8000944 <Task_CalcDistance+0x8>
 8000982:	bf00      	nop
 8000984:	3d0c7e28 	.word	0x3d0c7e28
 8000988:	200002cc 	.word	0x200002cc

0800098c <Task_UART_Send>:
    }
}

void Task_UART_Send(void *pv)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b090      	sub	sp, #64	@ 0x40
 8000990:	af00      	add	r7, sp, #0
 8000992:	6078      	str	r0, [r7, #4]
    float dist;
    char buf[50];
    while(1)
    {
        if(xQueueReceive(distQueue, &dist, portMAX_DELAY) == pdPASS)
 8000994:	4b10      	ldr	r3, [pc, #64]	@ (80009d8 <Task_UART_Send+0x4c>)
 8000996:	681b      	ldr	r3, [r3, #0]
 8000998:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800099c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80009a0:	4618      	mov	r0, r3
 80009a2:	f000 fb8b 	bl	80010bc <xQueueReceive>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b01      	cmp	r3, #1
 80009aa:	d10f      	bne.n	80009cc <Task_UART_Send+0x40>
        {
            sprintf(buf, "Distance: %.2f cm\r\n", dist);
 80009ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80009ae:	4618      	mov	r0, r3
 80009b0:	f7ff fdc2 	bl	8000538 <__aeabi_f2d>
 80009b4:	4602      	mov	r2, r0
 80009b6:	460b      	mov	r3, r1
 80009b8:	f107 0008 	add.w	r0, r7, #8
 80009bc:	4907      	ldr	r1, [pc, #28]	@ (80009dc <Task_UART_Send+0x50>)
 80009be:	f002 f939 	bl	8002c34 <siprintf>
            uart2_write_str(buf);
 80009c2:	f107 0308 	add.w	r3, r7, #8
 80009c6:	4618      	mov	r0, r3
 80009c8:	f7ff ff44 	bl	8000854 <uart2_write_str>
        }
        vTaskDelay(pdMS_TO_TICKS(500));
 80009cc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80009d0:	f000 ffe2 	bl	8001998 <vTaskDelay>
        if(xQueueReceive(distQueue, &dist, portMAX_DELAY) == pdPASS)
 80009d4:	e7de      	b.n	8000994 <Task_UART_Send+0x8>
 80009d6:	bf00      	nop
 80009d8:	200002cc 	.word	0x200002cc
 80009dc:	0800359c 	.word	0x0800359c

080009e0 <Task_RGB_Update>:
    }
}

void Task_RGB_Update(void *pv)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
    float dist;
    while(1)
    {
        if(xQueuePeek(distQueue, &dist, 0) == pdPASS)
 80009e8:	4b15      	ldr	r3, [pc, #84]	@ (8000a40 <Task_RGB_Update+0x60>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	f107 010c 	add.w	r1, r7, #12
 80009f0:	2200      	movs	r2, #0
 80009f2:	4618      	mov	r0, r3
 80009f4:	f000 fc44 	bl	8001280 <xQueuePeek>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b01      	cmp	r3, #1
 80009fc:	d11c      	bne.n	8000a38 <Task_RGB_Update+0x58>
        {
            if(dist < 10)
 80009fe:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a02:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000a06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a0e:	d503      	bpl.n	8000a18 <Task_RGB_Update+0x38>
            {
                GPIOB->ODR = RED_PIN;
 8000a10:	4b0c      	ldr	r3, [pc, #48]	@ (8000a44 <Task_RGB_Update+0x64>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	615a      	str	r2, [r3, #20]
 8000a16:	e00f      	b.n	8000a38 <Task_RGB_Update+0x58>
            }
            else if(dist < 20)
 8000a18:	edd7 7a03 	vldr	s15, [r7, #12]
 8000a1c:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8000a20:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a28:	d503      	bpl.n	8000a32 <Task_RGB_Update+0x52>
            {
                GPIOB->ODR = GREEN_PIN;
 8000a2a:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <Task_RGB_Update+0x64>)
 8000a2c:	2202      	movs	r2, #2
 8000a2e:	615a      	str	r2, [r3, #20]
 8000a30:	e002      	b.n	8000a38 <Task_RGB_Update+0x58>
            }
            else
            {
                GPIOB->ODR = BLUE_PIN;
 8000a32:	4b04      	ldr	r3, [pc, #16]	@ (8000a44 <Task_RGB_Update+0x64>)
 8000a34:	2204      	movs	r2, #4
 8000a36:	615a      	str	r2, [r3, #20]
            }
        }
        vTaskDelay(pdMS_TO_TICKS(100));
 8000a38:	2064      	movs	r0, #100	@ 0x64
 8000a3a:	f000 ffad 	bl	8001998 <vTaskDelay>
        if(xQueuePeek(distQueue, &dist, 0) == pdPASS)
 8000a3e:	e7d3      	b.n	80009e8 <Task_RGB_Update+0x8>
 8000a40:	200002cc 	.word	0x200002cc
 8000a44:	48000400 	.word	0x48000400

08000a48 <Task_LED>:
    }
}

void Task_LED(void *pv)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
    while(1)
    {
        GPIOA->ODR ^= LED_PIN;
 8000a50:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000a54:	695b      	ldr	r3, [r3, #20]
 8000a56:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000a5a:	f083 0320 	eor.w	r3, r3, #32
 8000a5e:	6153      	str	r3, [r2, #20]
        vTaskDelay(pdMS_TO_TICKS(250));
 8000a60:	20fa      	movs	r0, #250	@ 0xfa
 8000a62:	f000 ff99 	bl	8001998 <vTaskDelay>
        GPIOA->ODR ^= LED_PIN;
 8000a66:	bf00      	nop
 8000a68:	e7f2      	b.n	8000a50 <Task_LED+0x8>

08000a6a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a6e:	bf00      	nop
 8000a70:	e7fd      	b.n	8000a6e <NMI_Handler+0x4>

08000a72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a76:	bf00      	nop
 8000a78:	e7fd      	b.n	8000a76 <HardFault_Handler+0x4>

08000a7a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a7a:	b480      	push	{r7}
 8000a7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a7e:	bf00      	nop
 8000a80:	e7fd      	b.n	8000a7e <MemManage_Handler+0x4>

08000a82 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a82:	b480      	push	{r7}
 8000a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a86:	bf00      	nop
 8000a88:	e7fd      	b.n	8000a86 <BusFault_Handler+0x4>

08000a8a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a8e:	bf00      	nop
 8000a90:	e7fd      	b.n	8000a8e <UsageFault_Handler+0x4>

08000a92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a92:	b480      	push	{r7}
 8000a94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a96:	bf00      	nop
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr

08000aa0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000aa4:	f000 f87c 	bl	8000ba0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000aa8:	f001 fbb6 	bl	8002218 <xTaskGetSchedulerState>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d001      	beq.n	8000ab6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000ab2:	f001 fe81 	bl	80027b8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
	...

08000abc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ac4:	4a14      	ldr	r2, [pc, #80]	@ (8000b18 <_sbrk+0x5c>)
 8000ac6:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <_sbrk+0x60>)
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ad0:	4b13      	ldr	r3, [pc, #76]	@ (8000b20 <_sbrk+0x64>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d102      	bne.n	8000ade <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ad8:	4b11      	ldr	r3, [pc, #68]	@ (8000b20 <_sbrk+0x64>)
 8000ada:	4a12      	ldr	r2, [pc, #72]	@ (8000b24 <_sbrk+0x68>)
 8000adc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ade:	4b10      	ldr	r3, [pc, #64]	@ (8000b20 <_sbrk+0x64>)
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d207      	bcs.n	8000afc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000aec:	f002 f8c4 	bl	8002c78 <__errno>
 8000af0:	4603      	mov	r3, r0
 8000af2:	220c      	movs	r2, #12
 8000af4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000af6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000afa:	e009      	b.n	8000b10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000afc:	4b08      	ldr	r3, [pc, #32]	@ (8000b20 <_sbrk+0x64>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b02:	4b07      	ldr	r3, [pc, #28]	@ (8000b20 <_sbrk+0x64>)
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4413      	add	r3, r2
 8000b0a:	4a05      	ldr	r2, [pc, #20]	@ (8000b20 <_sbrk+0x64>)
 8000b0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b0e:	68fb      	ldr	r3, [r7, #12]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3718      	adds	r7, #24
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20018000 	.word	0x20018000
 8000b1c:	00000400 	.word	0x00000400
 8000b20:	200002d0 	.word	0x200002d0
 8000b24:	20001130 	.word	0x20001130

08000b28 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000b2c:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <SystemInit+0x20>)
 8000b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b32:	4a05      	ldr	r2, [pc, #20]	@ (8000b48 <SystemInit+0x20>)
 8000b34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	e000ed00 	.word	0xe000ed00

08000b4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b4c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b84 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b50:	f7ff ffea 	bl	8000b28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b54:	480c      	ldr	r0, [pc, #48]	@ (8000b88 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b56:	490d      	ldr	r1, [pc, #52]	@ (8000b8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b58:	4a0d      	ldr	r2, [pc, #52]	@ (8000b90 <LoopForever+0xe>)
  movs r3, #0
 8000b5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b5c:	e002      	b.n	8000b64 <LoopCopyDataInit>

08000b5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b62:	3304      	adds	r3, #4

08000b64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b68:	d3f9      	bcc.n	8000b5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b6c:	4c0a      	ldr	r4, [pc, #40]	@ (8000b98 <LoopForever+0x16>)
  movs r3, #0
 8000b6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b70:	e001      	b.n	8000b76 <LoopFillZerobss>

08000b72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b74:	3204      	adds	r2, #4

08000b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b78:	d3fb      	bcc.n	8000b72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b7a:	f002 f883 	bl	8002c84 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b7e:	f7ff fd4d 	bl	800061c <main>

08000b82 <LoopForever>:

LoopForever:
    b LoopForever
 8000b82:	e7fe      	b.n	8000b82 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b84:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b8c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b90:	080035f8 	.word	0x080035f8
  ldr r2, =_sbss
 8000b94:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b98:	2000112c 	.word	0x2000112c

08000b9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b9c:	e7fe      	b.n	8000b9c <ADC1_2_IRQHandler>
	...

08000ba0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ba4:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <HAL_IncTick+0x20>)
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	461a      	mov	r2, r3
 8000baa:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <HAL_IncTick+0x24>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4413      	add	r3, r2
 8000bb0:	4a04      	ldr	r2, [pc, #16]	@ (8000bc4 <HAL_IncTick+0x24>)
 8000bb2:	6013      	str	r3, [r2, #0]
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	20000004 	.word	0x20000004
 8000bc4:	200002d4 	.word	0x200002d4

08000bc8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b083      	sub	sp, #12
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	f103 0208 	add.w	r2, r3, #8
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000be0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	f103 0208 	add.w	r2, r3, #8
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f103 0208 	add.w	r2, r3, #8
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000bfc:	bf00      	nop
 8000bfe:	370c      	adds	r7, #12
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr

08000c08 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b083      	sub	sp, #12
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	2200      	movs	r2, #0
 8000c14:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000c16:	bf00      	nop
 8000c18:	370c      	adds	r7, #12
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr

08000c22 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000c22:	b480      	push	{r7}
 8000c24:	b085      	sub	sp, #20
 8000c26:	af00      	add	r7, sp, #0
 8000c28:	6078      	str	r0, [r7, #4]
 8000c2a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	68fa      	ldr	r2, [r7, #12]
 8000c36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	689a      	ldr	r2, [r3, #8]
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	689b      	ldr	r3, [r3, #8]
 8000c44:	683a      	ldr	r2, [r7, #0]
 8000c46:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	683a      	ldr	r2, [r7, #0]
 8000c4c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8000c4e:	683b      	ldr	r3, [r7, #0]
 8000c50:	687a      	ldr	r2, [r7, #4]
 8000c52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	1c5a      	adds	r2, r3, #1
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	601a      	str	r2, [r3, #0]
}
 8000c5e:	bf00      	nop
 8000c60:	3714      	adds	r7, #20
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr

08000c6a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	b085      	sub	sp, #20
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
 8000c72:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000c7a:	68bb      	ldr	r3, [r7, #8]
 8000c7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000c80:	d103      	bne.n	8000c8a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	691b      	ldr	r3, [r3, #16]
 8000c86:	60fb      	str	r3, [r7, #12]
 8000c88:	e00c      	b.n	8000ca4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	3308      	adds	r3, #8
 8000c8e:	60fb      	str	r3, [r7, #12]
 8000c90:	e002      	b.n	8000c98 <vListInsert+0x2e>
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	685b      	ldr	r3, [r3, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	68ba      	ldr	r2, [r7, #8]
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	d2f6      	bcs.n	8000c92 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	685a      	ldr	r2, [r3, #4]
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	683a      	ldr	r2, [r7, #0]
 8000cb2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	68fa      	ldr	r2, [r7, #12]
 8000cb8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	683a      	ldr	r2, [r7, #0]
 8000cbe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8000cc0:	683b      	ldr	r3, [r7, #0]
 8000cc2:	687a      	ldr	r2, [r7, #4]
 8000cc4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	1c5a      	adds	r2, r3, #1
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	601a      	str	r2, [r3, #0]
}
 8000cd0:	bf00      	nop
 8000cd2:	3714      	adds	r7, #20
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr

08000cdc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	691b      	ldr	r3, [r3, #16]
 8000ce8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	687a      	ldr	r2, [r7, #4]
 8000cf0:	6892      	ldr	r2, [r2, #8]
 8000cf2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	689b      	ldr	r3, [r3, #8]
 8000cf8:	687a      	ldr	r2, [r7, #4]
 8000cfa:	6852      	ldr	r2, [r2, #4]
 8000cfc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	429a      	cmp	r2, r3
 8000d06:	d103      	bne.n	8000d10 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	689a      	ldr	r2, [r3, #8]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	2200      	movs	r2, #0
 8000d14:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	1e5a      	subs	r2, r3, #1
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	681b      	ldr	r3, [r3, #0]
}
 8000d24:	4618      	mov	r0, r3
 8000d26:	3714      	adds	r7, #20
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr

08000d30 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d10b      	bne.n	8000d5c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000d48:	f383 8811 	msr	BASEPRI, r3
 8000d4c:	f3bf 8f6f 	isb	sy
 8000d50:	f3bf 8f4f 	dsb	sy
 8000d54:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000d56:	bf00      	nop
 8000d58:	bf00      	nop
 8000d5a:	e7fd      	b.n	8000d58 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8000d5c:	f001 fc9c 	bl	8002698 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d68:	68f9      	ldr	r1, [r7, #12]
 8000d6a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000d6c:	fb01 f303 	mul.w	r3, r1, r3
 8000d70:	441a      	add	r2, r3
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	2200      	movs	r2, #0
 8000d7a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	681a      	ldr	r2, [r3, #0]
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000d8c:	3b01      	subs	r3, #1
 8000d8e:	68f9      	ldr	r1, [r7, #12]
 8000d90:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8000d92:	fb01 f303 	mul.w	r3, r1, r3
 8000d96:	441a      	add	r2, r3
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	22ff      	movs	r2, #255	@ 0xff
 8000da0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	22ff      	movs	r2, #255	@ 0xff
 8000da8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d114      	bne.n	8000ddc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	691b      	ldr	r3, [r3, #16]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d01a      	beq.n	8000df0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	3310      	adds	r3, #16
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f001 f86a 	bl	8001e98 <xTaskRemoveFromEventList>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d012      	beq.n	8000df0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8000dca:	4b0d      	ldr	r3, [pc, #52]	@ (8000e00 <xQueueGenericReset+0xd0>)
 8000dcc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	f3bf 8f4f 	dsb	sy
 8000dd6:	f3bf 8f6f 	isb	sy
 8000dda:	e009      	b.n	8000df0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000ddc:	68fb      	ldr	r3, [r7, #12]
 8000dde:	3310      	adds	r3, #16
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff fef1 	bl	8000bc8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	3324      	adds	r3, #36	@ 0x24
 8000dea:	4618      	mov	r0, r3
 8000dec:	f7ff feec 	bl	8000bc8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8000df0:	f001 fc84 	bl	80026fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8000df4:	2301      	movs	r3, #1
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	3710      	adds	r7, #16
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	e000ed04 	.word	0xe000ed04

08000e04 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b08a      	sub	sp, #40	@ 0x28
 8000e08:	af02      	add	r7, sp, #8
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	4613      	mov	r3, r2
 8000e10:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d10b      	bne.n	8000e30 <xQueueGenericCreate+0x2c>
	__asm volatile
 8000e18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000e1c:	f383 8811 	msr	BASEPRI, r3
 8000e20:	f3bf 8f6f 	isb	sy
 8000e24:	f3bf 8f4f 	dsb	sy
 8000e28:	613b      	str	r3, [r7, #16]
}
 8000e2a:	bf00      	nop
 8000e2c:	bf00      	nop
 8000e2e:	e7fd      	b.n	8000e2c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	68ba      	ldr	r2, [r7, #8]
 8000e34:	fb02 f303 	mul.w	r3, r2, r3
 8000e38:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8000e3a:	69fb      	ldr	r3, [r7, #28]
 8000e3c:	3348      	adds	r3, #72	@ 0x48
 8000e3e:	4618      	mov	r0, r3
 8000e40:	f001 fd0a 	bl	8002858 <pvPortMalloc>
 8000e44:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8000e46:	69bb      	ldr	r3, [r7, #24]
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d011      	beq.n	8000e70 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8000e4c:	69bb      	ldr	r3, [r7, #24]
 8000e4e:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	3348      	adds	r3, #72	@ 0x48
 8000e54:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8000e56:	69bb      	ldr	r3, [r7, #24]
 8000e58:	2200      	movs	r2, #0
 8000e5a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000e5e:	79fa      	ldrb	r2, [r7, #7]
 8000e60:	69bb      	ldr	r3, [r7, #24]
 8000e62:	9300      	str	r3, [sp, #0]
 8000e64:	4613      	mov	r3, r2
 8000e66:	697a      	ldr	r2, [r7, #20]
 8000e68:	68b9      	ldr	r1, [r7, #8]
 8000e6a:	68f8      	ldr	r0, [r7, #12]
 8000e6c:	f000 f805 	bl	8000e7a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8000e70:	69bb      	ldr	r3, [r7, #24]
	}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3720      	adds	r7, #32
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}

08000e7a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8000e7a:	b580      	push	{r7, lr}
 8000e7c:	b084      	sub	sp, #16
 8000e7e:	af00      	add	r7, sp, #0
 8000e80:	60f8      	str	r0, [r7, #12]
 8000e82:	60b9      	str	r1, [r7, #8]
 8000e84:	607a      	str	r2, [r7, #4]
 8000e86:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8000e88:	68bb      	ldr	r3, [r7, #8]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d103      	bne.n	8000e96 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000e8e:	69bb      	ldr	r3, [r7, #24]
 8000e90:	69ba      	ldr	r2, [r7, #24]
 8000e92:	601a      	str	r2, [r3, #0]
 8000e94:	e002      	b.n	8000e9c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8000e96:	69bb      	ldr	r3, [r7, #24]
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8000e9c:	69bb      	ldr	r3, [r7, #24]
 8000e9e:	68fa      	ldr	r2, [r7, #12]
 8000ea0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8000ea2:	69bb      	ldr	r3, [r7, #24]
 8000ea4:	68ba      	ldr	r2, [r7, #8]
 8000ea6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8000ea8:	2101      	movs	r1, #1
 8000eaa:	69b8      	ldr	r0, [r7, #24]
 8000eac:	f7ff ff40 	bl	8000d30 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8000eb0:	bf00      	nop
 8000eb2:	3710      	adds	r7, #16
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b08e      	sub	sp, #56	@ 0x38
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	60f8      	str	r0, [r7, #12]
 8000ec0:	60b9      	str	r1, [r7, #8]
 8000ec2:	607a      	str	r2, [r7, #4]
 8000ec4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8000eca:	68fb      	ldr	r3, [r7, #12]
 8000ecc:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8000ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d10b      	bne.n	8000eec <xQueueGenericSend+0x34>
	__asm volatile
 8000ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000ed8:	f383 8811 	msr	BASEPRI, r3
 8000edc:	f3bf 8f6f 	isb	sy
 8000ee0:	f3bf 8f4f 	dsb	sy
 8000ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8000ee6:	bf00      	nop
 8000ee8:	bf00      	nop
 8000eea:	e7fd      	b.n	8000ee8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d103      	bne.n	8000efa <xQueueGenericSend+0x42>
 8000ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d101      	bne.n	8000efe <xQueueGenericSend+0x46>
 8000efa:	2301      	movs	r3, #1
 8000efc:	e000      	b.n	8000f00 <xQueueGenericSend+0x48>
 8000efe:	2300      	movs	r3, #0
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d10b      	bne.n	8000f1c <xQueueGenericSend+0x64>
	__asm volatile
 8000f04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f08:	f383 8811 	msr	BASEPRI, r3
 8000f0c:	f3bf 8f6f 	isb	sy
 8000f10:	f3bf 8f4f 	dsb	sy
 8000f14:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8000f16:	bf00      	nop
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	2b02      	cmp	r3, #2
 8000f20:	d103      	bne.n	8000f2a <xQueueGenericSend+0x72>
 8000f22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d101      	bne.n	8000f2e <xQueueGenericSend+0x76>
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e000      	b.n	8000f30 <xQueueGenericSend+0x78>
 8000f2e:	2300      	movs	r3, #0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d10b      	bne.n	8000f4c <xQueueGenericSend+0x94>
	__asm volatile
 8000f34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f38:	f383 8811 	msr	BASEPRI, r3
 8000f3c:	f3bf 8f6f 	isb	sy
 8000f40:	f3bf 8f4f 	dsb	sy
 8000f44:	623b      	str	r3, [r7, #32]
}
 8000f46:	bf00      	nop
 8000f48:	bf00      	nop
 8000f4a:	e7fd      	b.n	8000f48 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8000f4c:	f001 f964 	bl	8002218 <xTaskGetSchedulerState>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d102      	bne.n	8000f5c <xQueueGenericSend+0xa4>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d101      	bne.n	8000f60 <xQueueGenericSend+0xa8>
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	e000      	b.n	8000f62 <xQueueGenericSend+0xaa>
 8000f60:	2300      	movs	r3, #0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d10b      	bne.n	8000f7e <xQueueGenericSend+0xc6>
	__asm volatile
 8000f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000f6a:	f383 8811 	msr	BASEPRI, r3
 8000f6e:	f3bf 8f6f 	isb	sy
 8000f72:	f3bf 8f4f 	dsb	sy
 8000f76:	61fb      	str	r3, [r7, #28]
}
 8000f78:	bf00      	nop
 8000f7a:	bf00      	nop
 8000f7c:	e7fd      	b.n	8000f7a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8000f7e:	f001 fb8b 	bl	8002698 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8000f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f8a:	429a      	cmp	r2, r3
 8000f8c:	d302      	bcc.n	8000f94 <xQueueGenericSend+0xdc>
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	2b02      	cmp	r3, #2
 8000f92:	d129      	bne.n	8000fe8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8000f94:	683a      	ldr	r2, [r7, #0]
 8000f96:	68b9      	ldr	r1, [r7, #8]
 8000f98:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000f9a:	f000 fa55 	bl	8001448 <prvCopyDataToQueue>
 8000f9e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000fa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000fa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d010      	beq.n	8000fca <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000faa:	3324      	adds	r3, #36	@ 0x24
 8000fac:	4618      	mov	r0, r3
 8000fae:	f000 ff73 	bl	8001e98 <xTaskRemoveFromEventList>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d013      	beq.n	8000fe0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8000fb8:	4b3f      	ldr	r3, [pc, #252]	@ (80010b8 <xQueueGenericSend+0x200>)
 8000fba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	f3bf 8f4f 	dsb	sy
 8000fc4:	f3bf 8f6f 	isb	sy
 8000fc8:	e00a      	b.n	8000fe0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8000fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d007      	beq.n	8000fe0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8000fd0:	4b39      	ldr	r3, [pc, #228]	@ (80010b8 <xQueueGenericSend+0x200>)
 8000fd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	f3bf 8f4f 	dsb	sy
 8000fdc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8000fe0:	f001 fb8c 	bl	80026fc <vPortExitCritical>
				return pdPASS;
 8000fe4:	2301      	movs	r3, #1
 8000fe6:	e063      	b.n	80010b0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d103      	bne.n	8000ff6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8000fee:	f001 fb85 	bl	80026fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	e05c      	b.n	80010b0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8000ff6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d106      	bne.n	800100a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8000ffc:	f107 0314 	add.w	r3, r7, #20
 8001000:	4618      	mov	r0, r3
 8001002:	f000 ffad 	bl	8001f60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001006:	2301      	movs	r3, #1
 8001008:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800100a:	f001 fb77 	bl	80026fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800100e:	f000 fd5b 	bl	8001ac8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001012:	f001 fb41 	bl	8002698 <vPortEnterCritical>
 8001016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001018:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800101c:	b25b      	sxtb	r3, r3
 800101e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001022:	d103      	bne.n	800102c <xQueueGenericSend+0x174>
 8001024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001026:	2200      	movs	r2, #0
 8001028:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800102c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800102e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8001032:	b25b      	sxtb	r3, r3
 8001034:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001038:	d103      	bne.n	8001042 <xQueueGenericSend+0x18a>
 800103a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800103c:	2200      	movs	r2, #0
 800103e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8001042:	f001 fb5b 	bl	80026fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001046:	1d3a      	adds	r2, r7, #4
 8001048:	f107 0314 	add.w	r3, r7, #20
 800104c:	4611      	mov	r1, r2
 800104e:	4618      	mov	r0, r3
 8001050:	f000 ff9c 	bl	8001f8c <xTaskCheckForTimeOut>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d124      	bne.n	80010a4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800105a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800105c:	f000 faec 	bl	8001638 <prvIsQueueFull>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d018      	beq.n	8001098 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001068:	3310      	adds	r3, #16
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	4611      	mov	r1, r2
 800106e:	4618      	mov	r0, r3
 8001070:	f000 feec 	bl	8001e4c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001074:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001076:	f000 fa77 	bl	8001568 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800107a:	f000 fd33 	bl	8001ae4 <xTaskResumeAll>
 800107e:	4603      	mov	r3, r0
 8001080:	2b00      	cmp	r3, #0
 8001082:	f47f af7c 	bne.w	8000f7e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8001086:	4b0c      	ldr	r3, [pc, #48]	@ (80010b8 <xQueueGenericSend+0x200>)
 8001088:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	f3bf 8f4f 	dsb	sy
 8001092:	f3bf 8f6f 	isb	sy
 8001096:	e772      	b.n	8000f7e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001098:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800109a:	f000 fa65 	bl	8001568 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800109e:	f000 fd21 	bl	8001ae4 <xTaskResumeAll>
 80010a2:	e76c      	b.n	8000f7e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80010a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80010a6:	f000 fa5f 	bl	8001568 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80010aa:	f000 fd1b 	bl	8001ae4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80010ae:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3738      	adds	r7, #56	@ 0x38
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	e000ed04 	.word	0xe000ed04

080010bc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08c      	sub	sp, #48	@ 0x30
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80010c8:	2300      	movs	r3, #0
 80010ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80010d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d10b      	bne.n	80010ee <xQueueReceive+0x32>
	__asm volatile
 80010d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80010da:	f383 8811 	msr	BASEPRI, r3
 80010de:	f3bf 8f6f 	isb	sy
 80010e2:	f3bf 8f4f 	dsb	sy
 80010e6:	623b      	str	r3, [r7, #32]
}
 80010e8:	bf00      	nop
 80010ea:	bf00      	nop
 80010ec:	e7fd      	b.n	80010ea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80010ee:	68bb      	ldr	r3, [r7, #8]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d103      	bne.n	80010fc <xQueueReceive+0x40>
 80010f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d101      	bne.n	8001100 <xQueueReceive+0x44>
 80010fc:	2301      	movs	r3, #1
 80010fe:	e000      	b.n	8001102 <xQueueReceive+0x46>
 8001100:	2300      	movs	r3, #0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d10b      	bne.n	800111e <xQueueReceive+0x62>
	__asm volatile
 8001106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800110a:	f383 8811 	msr	BASEPRI, r3
 800110e:	f3bf 8f6f 	isb	sy
 8001112:	f3bf 8f4f 	dsb	sy
 8001116:	61fb      	str	r3, [r7, #28]
}
 8001118:	bf00      	nop
 800111a:	bf00      	nop
 800111c:	e7fd      	b.n	800111a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800111e:	f001 f87b 	bl	8002218 <xTaskGetSchedulerState>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d102      	bne.n	800112e <xQueueReceive+0x72>
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d101      	bne.n	8001132 <xQueueReceive+0x76>
 800112e:	2301      	movs	r3, #1
 8001130:	e000      	b.n	8001134 <xQueueReceive+0x78>
 8001132:	2300      	movs	r3, #0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d10b      	bne.n	8001150 <xQueueReceive+0x94>
	__asm volatile
 8001138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800113c:	f383 8811 	msr	BASEPRI, r3
 8001140:	f3bf 8f6f 	isb	sy
 8001144:	f3bf 8f4f 	dsb	sy
 8001148:	61bb      	str	r3, [r7, #24]
}
 800114a:	bf00      	nop
 800114c:	bf00      	nop
 800114e:	e7fd      	b.n	800114c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001150:	f001 faa2 	bl	8002698 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001158:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800115a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800115c:	2b00      	cmp	r3, #0
 800115e:	d01f      	beq.n	80011a0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001160:	68b9      	ldr	r1, [r7, #8]
 8001162:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001164:	f000 f9da 	bl	800151c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001168:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800116a:	1e5a      	subs	r2, r3, #1
 800116c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800116e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001172:	691b      	ldr	r3, [r3, #16]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d00f      	beq.n	8001198 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800117a:	3310      	adds	r3, #16
 800117c:	4618      	mov	r0, r3
 800117e:	f000 fe8b 	bl	8001e98 <xTaskRemoveFromEventList>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d007      	beq.n	8001198 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001188:	4b3c      	ldr	r3, [pc, #240]	@ (800127c <xQueueReceive+0x1c0>)
 800118a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800118e:	601a      	str	r2, [r3, #0]
 8001190:	f3bf 8f4f 	dsb	sy
 8001194:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001198:	f001 fab0 	bl	80026fc <vPortExitCritical>
				return pdPASS;
 800119c:	2301      	movs	r3, #1
 800119e:	e069      	b.n	8001274 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d103      	bne.n	80011ae <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80011a6:	f001 faa9 	bl	80026fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80011aa:	2300      	movs	r3, #0
 80011ac:	e062      	b.n	8001274 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80011ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d106      	bne.n	80011c2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80011b4:	f107 0310 	add.w	r3, r7, #16
 80011b8:	4618      	mov	r0, r3
 80011ba:	f000 fed1 	bl	8001f60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80011be:	2301      	movs	r3, #1
 80011c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80011c2:	f001 fa9b 	bl	80026fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80011c6:	f000 fc7f 	bl	8001ac8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80011ca:	f001 fa65 	bl	8002698 <vPortEnterCritical>
 80011ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80011da:	d103      	bne.n	80011e4 <xQueueReceive+0x128>
 80011dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011de:	2200      	movs	r2, #0
 80011e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80011e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80011ea:	b25b      	sxtb	r3, r3
 80011ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80011f0:	d103      	bne.n	80011fa <xQueueReceive+0x13e>
 80011f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011f4:	2200      	movs	r2, #0
 80011f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80011fa:	f001 fa7f 	bl	80026fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80011fe:	1d3a      	adds	r2, r7, #4
 8001200:	f107 0310 	add.w	r3, r7, #16
 8001204:	4611      	mov	r1, r2
 8001206:	4618      	mov	r0, r3
 8001208:	f000 fec0 	bl	8001f8c <xTaskCheckForTimeOut>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d123      	bne.n	800125a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001212:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001214:	f000 f9fa 	bl	800160c <prvIsQueueEmpty>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d017      	beq.n	800124e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800121e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001220:	3324      	adds	r3, #36	@ 0x24
 8001222:	687a      	ldr	r2, [r7, #4]
 8001224:	4611      	mov	r1, r2
 8001226:	4618      	mov	r0, r3
 8001228:	f000 fe10 	bl	8001e4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800122c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800122e:	f000 f99b 	bl	8001568 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8001232:	f000 fc57 	bl	8001ae4 <xTaskResumeAll>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d189      	bne.n	8001150 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800123c:	4b0f      	ldr	r3, [pc, #60]	@ (800127c <xQueueReceive+0x1c0>)
 800123e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	f3bf 8f4f 	dsb	sy
 8001248:	f3bf 8f6f 	isb	sy
 800124c:	e780      	b.n	8001150 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800124e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001250:	f000 f98a 	bl	8001568 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001254:	f000 fc46 	bl	8001ae4 <xTaskResumeAll>
 8001258:	e77a      	b.n	8001150 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800125a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800125c:	f000 f984 	bl	8001568 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001260:	f000 fc40 	bl	8001ae4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8001264:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001266:	f000 f9d1 	bl	800160c <prvIsQueueEmpty>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	f43f af6f 	beq.w	8001150 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8001272:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8001274:	4618      	mov	r0, r3
 8001276:	3730      	adds	r7, #48	@ 0x30
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	e000ed04 	.word	0xe000ed04

08001280 <xQueuePeek>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b08e      	sub	sp, #56	@ 0x38
 8001284:	af00      	add	r7, sp, #0
 8001286:	60f8      	str	r0, [r7, #12]
 8001288:	60b9      	str	r1, [r7, #8]
 800128a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800128c:	2300      	movs	r3, #0
 800128e:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001296:	2b00      	cmp	r3, #0
 8001298:	d10b      	bne.n	80012b2 <xQueuePeek+0x32>
	__asm volatile
 800129a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800129e:	f383 8811 	msr	BASEPRI, r3
 80012a2:	f3bf 8f6f 	isb	sy
 80012a6:	f3bf 8f4f 	dsb	sy
 80012aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80012ac:	bf00      	nop
 80012ae:	bf00      	nop
 80012b0:	e7fd      	b.n	80012ae <xQueuePeek+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d103      	bne.n	80012c0 <xQueuePeek+0x40>
 80012b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80012ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d101      	bne.n	80012c4 <xQueuePeek+0x44>
 80012c0:	2301      	movs	r3, #1
 80012c2:	e000      	b.n	80012c6 <xQueuePeek+0x46>
 80012c4:	2300      	movs	r3, #0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d10b      	bne.n	80012e2 <xQueuePeek+0x62>
	__asm volatile
 80012ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80012ce:	f383 8811 	msr	BASEPRI, r3
 80012d2:	f3bf 8f6f 	isb	sy
 80012d6:	f3bf 8f4f 	dsb	sy
 80012da:	623b      	str	r3, [r7, #32]
}
 80012dc:	bf00      	nop
 80012de:	bf00      	nop
 80012e0:	e7fd      	b.n	80012de <xQueuePeek+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80012e2:	f000 ff99 	bl	8002218 <xTaskGetSchedulerState>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d102      	bne.n	80012f2 <xQueuePeek+0x72>
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <xQueuePeek+0x76>
 80012f2:	2301      	movs	r3, #1
 80012f4:	e000      	b.n	80012f8 <xQueuePeek+0x78>
 80012f6:	2300      	movs	r3, #0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d10b      	bne.n	8001314 <xQueuePeek+0x94>
	__asm volatile
 80012fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001300:	f383 8811 	msr	BASEPRI, r3
 8001304:	f3bf 8f6f 	isb	sy
 8001308:	f3bf 8f4f 	dsb	sy
 800130c:	61fb      	str	r3, [r7, #28]
}
 800130e:	bf00      	nop
 8001310:	bf00      	nop
 8001312:	e7fd      	b.n	8001310 <xQueuePeek+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001314:	f001 f9c0 	bl	8002698 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800131a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800131c:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800131e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001320:	2b00      	cmp	r3, #0
 8001322:	d021      	beq.n	8001368 <xQueuePeek+0xe8>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
 8001324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	62bb      	str	r3, [r7, #40]	@ 0x28

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800132a:	68b9      	ldr	r1, [r7, #8]
 800132c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800132e:	f000 f8f5 	bl	800151c <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
 8001332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001334:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001336:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800133a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800133c:	2b00      	cmp	r3, #0
 800133e:	d00f      	beq.n	8001360 <xQueuePeek+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001342:	3324      	adds	r3, #36	@ 0x24
 8001344:	4618      	mov	r0, r3
 8001346:	f000 fda7 	bl	8001e98 <xTaskRemoveFromEventList>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d007      	beq.n	8001360 <xQueuePeek+0xe0>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
 8001350:	4b3c      	ldr	r3, [pc, #240]	@ (8001444 <xQueuePeek+0x1c4>)
 8001352:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	f3bf 8f4f 	dsb	sy
 800135c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001360:	f001 f9cc 	bl	80026fc <vPortExitCritical>
				return pdPASS;
 8001364:	2301      	movs	r3, #1
 8001366:	e069      	b.n	800143c <xQueuePeek+0x1bc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d103      	bne.n	8001376 <xQueuePeek+0xf6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800136e:	f001 f9c5 	bl	80026fc <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001372:	2300      	movs	r3, #0
 8001374:	e062      	b.n	800143c <xQueuePeek+0x1bc>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001378:	2b00      	cmp	r3, #0
 800137a:	d106      	bne.n	800138a <xQueuePeek+0x10a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800137c:	f107 0314 	add.w	r3, r7, #20
 8001380:	4618      	mov	r0, r3
 8001382:	f000 fded 	bl	8001f60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001386:	2301      	movs	r3, #1
 8001388:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800138a:	f001 f9b7 	bl	80026fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800138e:	f000 fb9b 	bl	8001ac8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001392:	f001 f981 	bl	8002698 <vPortEnterCritical>
 8001396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001398:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800139c:	b25b      	sxtb	r3, r3
 800139e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80013a2:	d103      	bne.n	80013ac <xQueuePeek+0x12c>
 80013a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013a6:	2200      	movs	r2, #0
 80013a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80013ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80013b2:	b25b      	sxtb	r3, r3
 80013b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80013b8:	d103      	bne.n	80013c2 <xQueuePeek+0x142>
 80013ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013bc:	2200      	movs	r2, #0
 80013be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80013c2:	f001 f99b 	bl	80026fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80013c6:	1d3a      	adds	r2, r7, #4
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	4611      	mov	r1, r2
 80013ce:	4618      	mov	r0, r3
 80013d0:	f000 fddc 	bl	8001f8c <xTaskCheckForTimeOut>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d123      	bne.n	8001422 <xQueuePeek+0x1a2>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80013da:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80013dc:	f000 f916 	bl	800160c <prvIsQueueEmpty>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d017      	beq.n	8001416 <xQueuePeek+0x196>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80013e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013e8:	3324      	adds	r3, #36	@ 0x24
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	4611      	mov	r1, r2
 80013ee:	4618      	mov	r0, r3
 80013f0:	f000 fd2c 	bl	8001e4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80013f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80013f6:	f000 f8b7 	bl	8001568 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80013fa:	f000 fb73 	bl	8001ae4 <xTaskResumeAll>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d187      	bne.n	8001314 <xQueuePeek+0x94>
				{
					portYIELD_WITHIN_API();
 8001404:	4b0f      	ldr	r3, [pc, #60]	@ (8001444 <xQueuePeek+0x1c4>)
 8001406:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	f3bf 8f4f 	dsb	sy
 8001410:	f3bf 8f6f 	isb	sy
 8001414:	e77e      	b.n	8001314 <xQueuePeek+0x94>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
 8001416:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001418:	f000 f8a6 	bl	8001568 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800141c:	f000 fb62 	bl	8001ae4 <xTaskResumeAll>
 8001420:	e778      	b.n	8001314 <xQueuePeek+0x94>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
 8001422:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001424:	f000 f8a0 	bl	8001568 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001428:	f000 fb5c 	bl	8001ae4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800142c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800142e:	f000 f8ed 	bl	800160c <prvIsQueueEmpty>
 8001432:	4603      	mov	r3, r0
 8001434:	2b00      	cmp	r3, #0
 8001436:	f43f af6d 	beq.w	8001314 <xQueuePeek+0x94>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800143a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800143c:	4618      	mov	r0, r3
 800143e:	3738      	adds	r7, #56	@ 0x38
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	e000ed04 	.word	0xe000ed04

08001448 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8001454:	2300      	movs	r3, #0
 8001456:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800145c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001462:	2b00      	cmp	r3, #0
 8001464:	d10d      	bne.n	8001482 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d14d      	bne.n	800150a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	4618      	mov	r0, r3
 8001474:	f000 feee 	bl	8002254 <xTaskPriorityDisinherit>
 8001478:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	2200      	movs	r2, #0
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	e043      	b.n	800150a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d119      	bne.n	80014bc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	6858      	ldr	r0, [r3, #4]
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001490:	461a      	mov	r2, r3
 8001492:	68b9      	ldr	r1, [r7, #8]
 8001494:	f001 fc1c 	bl	8002cd0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	685a      	ldr	r2, [r3, #4]
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014a0:	441a      	add	r2, r3
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	685a      	ldr	r2, [r3, #4]
 80014aa:	68fb      	ldr	r3, [r7, #12]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d32b      	bcc.n	800150a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	e026      	b.n	800150a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	68d8      	ldr	r0, [r3, #12]
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014c4:	461a      	mov	r2, r3
 80014c6:	68b9      	ldr	r1, [r7, #8]
 80014c8:	f001 fc02 	bl	8002cd0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	68da      	ldr	r2, [r3, #12]
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014d4:	425b      	negs	r3, r3
 80014d6:	441a      	add	r2, r3
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	68da      	ldr	r2, [r3, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d207      	bcs.n	80014f8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	689a      	ldr	r2, [r3, #8]
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f0:	425b      	negs	r3, r3
 80014f2:	441a      	add	r2, r3
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d105      	bne.n	800150a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80014fe:	693b      	ldr	r3, [r7, #16]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d002      	beq.n	800150a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	3b01      	subs	r3, #1
 8001508:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	1c5a      	adds	r2, r3, #1
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8001512:	697b      	ldr	r3, [r7, #20]
}
 8001514:	4618      	mov	r0, r3
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}

0800151c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
 8001524:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800152a:	2b00      	cmp	r3, #0
 800152c:	d018      	beq.n	8001560 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	68da      	ldr	r2, [r3, #12]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001536:	441a      	add	r2, r3
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	68da      	ldr	r2, [r3, #12]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	429a      	cmp	r2, r3
 8001546:	d303      	bcc.n	8001550 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	68d9      	ldr	r1, [r3, #12]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001558:	461a      	mov	r2, r3
 800155a:	6838      	ldr	r0, [r7, #0]
 800155c:	f001 fbb8 	bl	8002cd0 <memcpy>
	}
}
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b084      	sub	sp, #16
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8001570:	f001 f892 	bl	8002698 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800157a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800157c:	e011      	b.n	80015a2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001582:	2b00      	cmp	r3, #0
 8001584:	d012      	beq.n	80015ac <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	3324      	adds	r3, #36	@ 0x24
 800158a:	4618      	mov	r0, r3
 800158c:	f000 fc84 	bl	8001e98 <xTaskRemoveFromEventList>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8001596:	f000 fd5d 	bl	8002054 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	3b01      	subs	r3, #1
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80015a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	dce9      	bgt.n	800157e <prvUnlockQueue+0x16>
 80015aa:	e000      	b.n	80015ae <prvUnlockQueue+0x46>
					break;
 80015ac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	22ff      	movs	r2, #255	@ 0xff
 80015b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80015b6:	f001 f8a1 	bl	80026fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80015ba:	f001 f86d 	bl	8002698 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80015c4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80015c6:	e011      	b.n	80015ec <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	691b      	ldr	r3, [r3, #16]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d012      	beq.n	80015f6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	3310      	adds	r3, #16
 80015d4:	4618      	mov	r0, r3
 80015d6:	f000 fc5f 	bl	8001e98 <xTaskRemoveFromEventList>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80015e0:	f000 fd38 	bl	8002054 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80015e4:	7bbb      	ldrb	r3, [r7, #14]
 80015e6:	3b01      	subs	r3, #1
 80015e8:	b2db      	uxtb	r3, r3
 80015ea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80015ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	dce9      	bgt.n	80015c8 <prvUnlockQueue+0x60>
 80015f4:	e000      	b.n	80015f8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80015f6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	22ff      	movs	r2, #255	@ 0xff
 80015fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8001600:	f001 f87c 	bl	80026fc <vPortExitCritical>
}
 8001604:	bf00      	nop
 8001606:	3710      	adds	r7, #16
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001614:	f001 f840 	bl	8002698 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800161c:	2b00      	cmp	r3, #0
 800161e:	d102      	bne.n	8001626 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8001620:	2301      	movs	r3, #1
 8001622:	60fb      	str	r3, [r7, #12]
 8001624:	e001      	b.n	800162a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8001626:	2300      	movs	r3, #0
 8001628:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800162a:	f001 f867 	bl	80026fc <vPortExitCritical>

	return xReturn;
 800162e:	68fb      	ldr	r3, [r7, #12]
}
 8001630:	4618      	mov	r0, r3
 8001632:	3710      	adds	r7, #16
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8001640:	f001 f82a 	bl	8002698 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800164c:	429a      	cmp	r2, r3
 800164e:	d102      	bne.n	8001656 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8001650:	2301      	movs	r3, #1
 8001652:	60fb      	str	r3, [r7, #12]
 8001654:	e001      	b.n	800165a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8001656:	2300      	movs	r3, #0
 8001658:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800165a:	f001 f84f 	bl	80026fc <vPortExitCritical>

	return xReturn;
 800165e:	68fb      	ldr	r3, [r7, #12]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3710      	adds	r7, #16
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}

08001668 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8001668:	b580      	push	{r7, lr}
 800166a:	b08e      	sub	sp, #56	@ 0x38
 800166c:	af04      	add	r7, sp, #16
 800166e:	60f8      	str	r0, [r7, #12]
 8001670:	60b9      	str	r1, [r7, #8]
 8001672:	607a      	str	r2, [r7, #4]
 8001674:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8001676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001678:	2b00      	cmp	r3, #0
 800167a:	d10b      	bne.n	8001694 <xTaskCreateStatic+0x2c>
	__asm volatile
 800167c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001680:	f383 8811 	msr	BASEPRI, r3
 8001684:	f3bf 8f6f 	isb	sy
 8001688:	f3bf 8f4f 	dsb	sy
 800168c:	623b      	str	r3, [r7, #32]
}
 800168e:	bf00      	nop
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8001694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001696:	2b00      	cmp	r3, #0
 8001698:	d10b      	bne.n	80016b2 <xTaskCreateStatic+0x4a>
	__asm volatile
 800169a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800169e:	f383 8811 	msr	BASEPRI, r3
 80016a2:	f3bf 8f6f 	isb	sy
 80016a6:	f3bf 8f4f 	dsb	sy
 80016aa:	61fb      	str	r3, [r7, #28]
}
 80016ac:	bf00      	nop
 80016ae:	bf00      	nop
 80016b0:	e7fd      	b.n	80016ae <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80016b2:	2354      	movs	r3, #84	@ 0x54
 80016b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	2b54      	cmp	r3, #84	@ 0x54
 80016ba:	d00b      	beq.n	80016d4 <xTaskCreateStatic+0x6c>
	__asm volatile
 80016bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80016c0:	f383 8811 	msr	BASEPRI, r3
 80016c4:	f3bf 8f6f 	isb	sy
 80016c8:	f3bf 8f4f 	dsb	sy
 80016cc:	61bb      	str	r3, [r7, #24]
}
 80016ce:	bf00      	nop
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80016d4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80016d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d01e      	beq.n	800171a <xTaskCreateStatic+0xb2>
 80016dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d01b      	beq.n	800171a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80016e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80016e4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80016e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80016ea:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80016ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016ee:	2202      	movs	r2, #2
 80016f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80016f4:	2300      	movs	r3, #0
 80016f6:	9303      	str	r3, [sp, #12]
 80016f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80016fa:	9302      	str	r3, [sp, #8]
 80016fc:	f107 0314 	add.w	r3, r7, #20
 8001700:	9301      	str	r3, [sp, #4]
 8001702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001704:	9300      	str	r3, [sp, #0]
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	687a      	ldr	r2, [r7, #4]
 800170a:	68b9      	ldr	r1, [r7, #8]
 800170c:	68f8      	ldr	r0, [r7, #12]
 800170e:	f000 f850 	bl	80017b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001712:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001714:	f000 f8d6 	bl	80018c4 <prvAddNewTaskToReadyList>
 8001718:	e001      	b.n	800171e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800171a:	2300      	movs	r3, #0
 800171c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800171e:	697b      	ldr	r3, [r7, #20]
	}
 8001720:	4618      	mov	r0, r3
 8001722:	3728      	adds	r7, #40	@ 0x28
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08c      	sub	sp, #48	@ 0x30
 800172c:	af04      	add	r7, sp, #16
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	603b      	str	r3, [r7, #0]
 8001734:	4613      	mov	r3, r2
 8001736:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001738:	88fb      	ldrh	r3, [r7, #6]
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	4618      	mov	r0, r3
 800173e:	f001 f88b 	bl	8002858 <pvPortMalloc>
 8001742:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d00e      	beq.n	8001768 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800174a:	2054      	movs	r0, #84	@ 0x54
 800174c:	f001 f884 	bl	8002858 <pvPortMalloc>
 8001750:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d003      	beq.n	8001760 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8001758:	69fb      	ldr	r3, [r7, #28]
 800175a:	697a      	ldr	r2, [r7, #20]
 800175c:	631a      	str	r2, [r3, #48]	@ 0x30
 800175e:	e005      	b.n	800176c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8001760:	6978      	ldr	r0, [r7, #20]
 8001762:	f001 f947 	bl	80029f4 <vPortFree>
 8001766:	e001      	b.n	800176c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8001768:	2300      	movs	r3, #0
 800176a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d017      	beq.n	80017a2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	2200      	movs	r2, #0
 8001776:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800177a:	88fa      	ldrh	r2, [r7, #6]
 800177c:	2300      	movs	r3, #0
 800177e:	9303      	str	r3, [sp, #12]
 8001780:	69fb      	ldr	r3, [r7, #28]
 8001782:	9302      	str	r3, [sp, #8]
 8001784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	68b9      	ldr	r1, [r7, #8]
 8001790:	68f8      	ldr	r0, [r7, #12]
 8001792:	f000 f80e 	bl	80017b2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8001796:	69f8      	ldr	r0, [r7, #28]
 8001798:	f000 f894 	bl	80018c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800179c:	2301      	movs	r3, #1
 800179e:	61bb      	str	r3, [r7, #24]
 80017a0:	e002      	b.n	80017a8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80017a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80017a6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80017a8:	69bb      	ldr	r3, [r7, #24]
	}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3720      	adds	r7, #32
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}

080017b2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80017b2:	b580      	push	{r7, lr}
 80017b4:	b088      	sub	sp, #32
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	60f8      	str	r0, [r7, #12]
 80017ba:	60b9      	str	r1, [r7, #8]
 80017bc:	607a      	str	r2, [r7, #4]
 80017be:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80017c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80017c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80017ca:	3b01      	subs	r3, #1
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	4413      	add	r3, r2
 80017d0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	f023 0307 	bic.w	r3, r3, #7
 80017d8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	f003 0307 	and.w	r3, r3, #7
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d00b      	beq.n	80017fc <prvInitialiseNewTask+0x4a>
	__asm volatile
 80017e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80017e8:	f383 8811 	msr	BASEPRI, r3
 80017ec:	f3bf 8f6f 	isb	sy
 80017f0:	f3bf 8f4f 	dsb	sy
 80017f4:	617b      	str	r3, [r7, #20]
}
 80017f6:	bf00      	nop
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d01f      	beq.n	8001842 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001802:	2300      	movs	r3, #0
 8001804:	61fb      	str	r3, [r7, #28]
 8001806:	e012      	b.n	800182e <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001808:	68ba      	ldr	r2, [r7, #8]
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	4413      	add	r3, r2
 800180e:	7819      	ldrb	r1, [r3, #0]
 8001810:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	4413      	add	r3, r2
 8001816:	3334      	adds	r3, #52	@ 0x34
 8001818:	460a      	mov	r2, r1
 800181a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800181c:	68ba      	ldr	r2, [r7, #8]
 800181e:	69fb      	ldr	r3, [r7, #28]
 8001820:	4413      	add	r3, r2
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d006      	beq.n	8001836 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	3301      	adds	r3, #1
 800182c:	61fb      	str	r3, [r7, #28]
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	2b0f      	cmp	r3, #15
 8001832:	d9e9      	bls.n	8001808 <prvInitialiseNewTask+0x56>
 8001834:	e000      	b.n	8001838 <prvInitialiseNewTask+0x86>
			{
				break;
 8001836:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800183a:	2200      	movs	r2, #0
 800183c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001840:	e003      	b.n	800184a <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001844:	2200      	movs	r2, #0
 8001846:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800184a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800184c:	2b06      	cmp	r3, #6
 800184e:	d901      	bls.n	8001854 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001850:	2306      	movs	r3, #6
 8001852:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8001854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001856:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001858:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800185a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800185c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800185e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8001860:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001862:	2200      	movs	r2, #0
 8001864:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001868:	3304      	adds	r3, #4
 800186a:	4618      	mov	r0, r3
 800186c:	f7ff f9cc 	bl	8000c08 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001872:	3318      	adds	r3, #24
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff f9c7 	bl	8000c08 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800187a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800187c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800187e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001882:	f1c3 0207 	rsb	r2, r3, #7
 8001886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001888:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800188a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800188c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800188e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8001890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001892:	2200      	movs	r2, #0
 8001894:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8001896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001898:	2200      	movs	r2, #0
 800189a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800189e:	683a      	ldr	r2, [r7, #0]
 80018a0:	68f9      	ldr	r1, [r7, #12]
 80018a2:	69b8      	ldr	r0, [r7, #24]
 80018a4:	f000 fdc4 	bl	8002430 <pxPortInitialiseStack>
 80018a8:	4602      	mov	r2, r0
 80018aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80018ac:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80018ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d002      	beq.n	80018ba <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80018b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80018b8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80018ba:	bf00      	nop
 80018bc:	3720      	adds	r7, #32
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
	...

080018c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b082      	sub	sp, #8
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80018cc:	f000 fee4 	bl	8002698 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80018d0:	4b2a      	ldr	r3, [pc, #168]	@ (800197c <prvAddNewTaskToReadyList+0xb8>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	3301      	adds	r3, #1
 80018d6:	4a29      	ldr	r2, [pc, #164]	@ (800197c <prvAddNewTaskToReadyList+0xb8>)
 80018d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80018da:	4b29      	ldr	r3, [pc, #164]	@ (8001980 <prvAddNewTaskToReadyList+0xbc>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d109      	bne.n	80018f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80018e2:	4a27      	ldr	r2, [pc, #156]	@ (8001980 <prvAddNewTaskToReadyList+0xbc>)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80018e8:	4b24      	ldr	r3, [pc, #144]	@ (800197c <prvAddNewTaskToReadyList+0xb8>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2b01      	cmp	r3, #1
 80018ee:	d110      	bne.n	8001912 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80018f0:	f000 fbd4 	bl	800209c <prvInitialiseTaskLists>
 80018f4:	e00d      	b.n	8001912 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80018f6:	4b23      	ldr	r3, [pc, #140]	@ (8001984 <prvAddNewTaskToReadyList+0xc0>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d109      	bne.n	8001912 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80018fe:	4b20      	ldr	r3, [pc, #128]	@ (8001980 <prvAddNewTaskToReadyList+0xbc>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001908:	429a      	cmp	r2, r3
 800190a:	d802      	bhi.n	8001912 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800190c:	4a1c      	ldr	r2, [pc, #112]	@ (8001980 <prvAddNewTaskToReadyList+0xbc>)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8001912:	4b1d      	ldr	r3, [pc, #116]	@ (8001988 <prvAddNewTaskToReadyList+0xc4>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	3301      	adds	r3, #1
 8001918:	4a1b      	ldr	r2, [pc, #108]	@ (8001988 <prvAddNewTaskToReadyList+0xc4>)
 800191a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001920:	2201      	movs	r2, #1
 8001922:	409a      	lsls	r2, r3
 8001924:	4b19      	ldr	r3, [pc, #100]	@ (800198c <prvAddNewTaskToReadyList+0xc8>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4313      	orrs	r3, r2
 800192a:	4a18      	ldr	r2, [pc, #96]	@ (800198c <prvAddNewTaskToReadyList+0xc8>)
 800192c:	6013      	str	r3, [r2, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001932:	4613      	mov	r3, r2
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	4413      	add	r3, r2
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	4a15      	ldr	r2, [pc, #84]	@ (8001990 <prvAddNewTaskToReadyList+0xcc>)
 800193c:	441a      	add	r2, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	3304      	adds	r3, #4
 8001942:	4619      	mov	r1, r3
 8001944:	4610      	mov	r0, r2
 8001946:	f7ff f96c 	bl	8000c22 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800194a:	f000 fed7 	bl	80026fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800194e:	4b0d      	ldr	r3, [pc, #52]	@ (8001984 <prvAddNewTaskToReadyList+0xc0>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d00e      	beq.n	8001974 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001956:	4b0a      	ldr	r3, [pc, #40]	@ (8001980 <prvAddNewTaskToReadyList+0xbc>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001960:	429a      	cmp	r2, r3
 8001962:	d207      	bcs.n	8001974 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8001964:	4b0b      	ldr	r3, [pc, #44]	@ (8001994 <prvAddNewTaskToReadyList+0xd0>)
 8001966:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800196a:	601a      	str	r2, [r3, #0]
 800196c:	f3bf 8f4f 	dsb	sy
 8001970:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001974:	bf00      	nop
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	200003d8 	.word	0x200003d8
 8001980:	200002d8 	.word	0x200002d8
 8001984:	200003e4 	.word	0x200003e4
 8001988:	200003f4 	.word	0x200003f4
 800198c:	200003e0 	.word	0x200003e0
 8001990:	200002dc 	.word	0x200002dc
 8001994:	e000ed04 	.word	0xe000ed04

08001998 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d018      	beq.n	80019dc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80019aa:	4b14      	ldr	r3, [pc, #80]	@ (80019fc <vTaskDelay+0x64>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d00b      	beq.n	80019ca <vTaskDelay+0x32>
	__asm volatile
 80019b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019b6:	f383 8811 	msr	BASEPRI, r3
 80019ba:	f3bf 8f6f 	isb	sy
 80019be:	f3bf 8f4f 	dsb	sy
 80019c2:	60bb      	str	r3, [r7, #8]
}
 80019c4:	bf00      	nop
 80019c6:	bf00      	nop
 80019c8:	e7fd      	b.n	80019c6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80019ca:	f000 f87d 	bl	8001ac8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80019ce:	2100      	movs	r1, #0
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f000 fcc7 	bl	8002364 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80019d6:	f000 f885 	bl	8001ae4 <xTaskResumeAll>
 80019da:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d107      	bne.n	80019f2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80019e2:	4b07      	ldr	r3, [pc, #28]	@ (8001a00 <vTaskDelay+0x68>)
 80019e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	f3bf 8f4f 	dsb	sy
 80019ee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80019f2:	bf00      	nop
 80019f4:	3710      	adds	r7, #16
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000400 	.word	0x20000400
 8001a00:	e000ed04 	.word	0xe000ed04

08001a04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b08a      	sub	sp, #40	@ 0x28
 8001a08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8001a12:	463a      	mov	r2, r7
 8001a14:	1d39      	adds	r1, r7, #4
 8001a16:	f107 0308 	add.w	r3, r7, #8
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7fe fde4 	bl	80005e8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8001a20:	6839      	ldr	r1, [r7, #0]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	68ba      	ldr	r2, [r7, #8]
 8001a26:	9202      	str	r2, [sp, #8]
 8001a28:	9301      	str	r3, [sp, #4]
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	2300      	movs	r3, #0
 8001a30:	460a      	mov	r2, r1
 8001a32:	491f      	ldr	r1, [pc, #124]	@ (8001ab0 <vTaskStartScheduler+0xac>)
 8001a34:	481f      	ldr	r0, [pc, #124]	@ (8001ab4 <vTaskStartScheduler+0xb0>)
 8001a36:	f7ff fe17 	bl	8001668 <xTaskCreateStatic>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	4a1e      	ldr	r2, [pc, #120]	@ (8001ab8 <vTaskStartScheduler+0xb4>)
 8001a3e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8001a40:	4b1d      	ldr	r3, [pc, #116]	@ (8001ab8 <vTaskStartScheduler+0xb4>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d002      	beq.n	8001a4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	617b      	str	r3, [r7, #20]
 8001a4c:	e001      	b.n	8001a52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8001a52:	697b      	ldr	r3, [r7, #20]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d116      	bne.n	8001a86 <vTaskStartScheduler+0x82>
	__asm volatile
 8001a58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a5c:	f383 8811 	msr	BASEPRI, r3
 8001a60:	f3bf 8f6f 	isb	sy
 8001a64:	f3bf 8f4f 	dsb	sy
 8001a68:	613b      	str	r3, [r7, #16]
}
 8001a6a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8001a6c:	4b13      	ldr	r3, [pc, #76]	@ (8001abc <vTaskStartScheduler+0xb8>)
 8001a6e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a72:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8001a74:	4b12      	ldr	r3, [pc, #72]	@ (8001ac0 <vTaskStartScheduler+0xbc>)
 8001a76:	2201      	movs	r2, #1
 8001a78:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001a7a:	4b12      	ldr	r3, [pc, #72]	@ (8001ac4 <vTaskStartScheduler+0xc0>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8001a80:	f000 fd66 	bl	8002550 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8001a84:	e00f      	b.n	8001aa6 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001a86:	697b      	ldr	r3, [r7, #20]
 8001a88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a8c:	d10b      	bne.n	8001aa6 <vTaskStartScheduler+0xa2>
	__asm volatile
 8001a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001a92:	f383 8811 	msr	BASEPRI, r3
 8001a96:	f3bf 8f6f 	isb	sy
 8001a9a:	f3bf 8f4f 	dsb	sy
 8001a9e:	60fb      	str	r3, [r7, #12]
}
 8001aa0:	bf00      	nop
 8001aa2:	bf00      	nop
 8001aa4:	e7fd      	b.n	8001aa2 <vTaskStartScheduler+0x9e>
}
 8001aa6:	bf00      	nop
 8001aa8:	3718      	adds	r7, #24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
 8001aae:	bf00      	nop
 8001ab0:	080035b0 	.word	0x080035b0
 8001ab4:	0800206d 	.word	0x0800206d
 8001ab8:	200003fc 	.word	0x200003fc
 8001abc:	200003f8 	.word	0x200003f8
 8001ac0:	200003e4 	.word	0x200003e4
 8001ac4:	200003dc 	.word	0x200003dc

08001ac8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8001acc:	4b04      	ldr	r3, [pc, #16]	@ (8001ae0 <vTaskSuspendAll+0x18>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	4a03      	ldr	r2, [pc, #12]	@ (8001ae0 <vTaskSuspendAll+0x18>)
 8001ad4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8001ad6:	bf00      	nop
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ade:	4770      	bx	lr
 8001ae0:	20000400 	.word	0x20000400

08001ae4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8001aee:	2300      	movs	r3, #0
 8001af0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8001af2:	4b42      	ldr	r3, [pc, #264]	@ (8001bfc <xTaskResumeAll+0x118>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d10b      	bne.n	8001b12 <xTaskResumeAll+0x2e>
	__asm volatile
 8001afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001afe:	f383 8811 	msr	BASEPRI, r3
 8001b02:	f3bf 8f6f 	isb	sy
 8001b06:	f3bf 8f4f 	dsb	sy
 8001b0a:	603b      	str	r3, [r7, #0]
}
 8001b0c:	bf00      	nop
 8001b0e:	bf00      	nop
 8001b10:	e7fd      	b.n	8001b0e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8001b12:	f000 fdc1 	bl	8002698 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8001b16:	4b39      	ldr	r3, [pc, #228]	@ (8001bfc <xTaskResumeAll+0x118>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	4a37      	ldr	r2, [pc, #220]	@ (8001bfc <xTaskResumeAll+0x118>)
 8001b1e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001b20:	4b36      	ldr	r3, [pc, #216]	@ (8001bfc <xTaskResumeAll+0x118>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d161      	bne.n	8001bec <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001b28:	4b35      	ldr	r3, [pc, #212]	@ (8001c00 <xTaskResumeAll+0x11c>)
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d05d      	beq.n	8001bec <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001b30:	e02e      	b.n	8001b90 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001b32:	4b34      	ldr	r3, [pc, #208]	@ (8001c04 <xTaskResumeAll+0x120>)
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	68db      	ldr	r3, [r3, #12]
 8001b38:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	3318      	adds	r3, #24
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff f8cc 	bl	8000cdc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	3304      	adds	r3, #4
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff f8c7 	bl	8000cdc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b52:	2201      	movs	r2, #1
 8001b54:	409a      	lsls	r2, r3
 8001b56:	4b2c      	ldr	r3, [pc, #176]	@ (8001c08 <xTaskResumeAll+0x124>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4313      	orrs	r3, r2
 8001b5c:	4a2a      	ldr	r2, [pc, #168]	@ (8001c08 <xTaskResumeAll+0x124>)
 8001b5e:	6013      	str	r3, [r2, #0]
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b64:	4613      	mov	r3, r2
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	4413      	add	r3, r2
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	4a27      	ldr	r2, [pc, #156]	@ (8001c0c <xTaskResumeAll+0x128>)
 8001b6e:	441a      	add	r2, r3
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	3304      	adds	r3, #4
 8001b74:	4619      	mov	r1, r3
 8001b76:	4610      	mov	r0, r2
 8001b78:	f7ff f853 	bl	8000c22 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b80:	4b23      	ldr	r3, [pc, #140]	@ (8001c10 <xTaskResumeAll+0x12c>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b86:	429a      	cmp	r2, r3
 8001b88:	d302      	bcc.n	8001b90 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8001b8a:	4b22      	ldr	r3, [pc, #136]	@ (8001c14 <xTaskResumeAll+0x130>)
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001b90:	4b1c      	ldr	r3, [pc, #112]	@ (8001c04 <xTaskResumeAll+0x120>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d1cc      	bne.n	8001b32 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8001b9e:	f000 fb1b 	bl	80021d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001ba2:	4b1d      	ldr	r3, [pc, #116]	@ (8001c18 <xTaskResumeAll+0x134>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d010      	beq.n	8001bd0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8001bae:	f000 f837 	bl	8001c20 <xTaskIncrementTick>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d002      	beq.n	8001bbe <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8001bb8:	4b16      	ldr	r3, [pc, #88]	@ (8001c14 <xTaskResumeAll+0x130>)
 8001bba:	2201      	movs	r2, #1
 8001bbc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	3b01      	subs	r3, #1
 8001bc2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d1f1      	bne.n	8001bae <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8001bca:	4b13      	ldr	r3, [pc, #76]	@ (8001c18 <xTaskResumeAll+0x134>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8001bd0:	4b10      	ldr	r3, [pc, #64]	@ (8001c14 <xTaskResumeAll+0x130>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d009      	beq.n	8001bec <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8001bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8001c1c <xTaskResumeAll+0x138>)
 8001bde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	f3bf 8f4f 	dsb	sy
 8001be8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8001bec:	f000 fd86 	bl	80026fc <vPortExitCritical>

	return xAlreadyYielded;
 8001bf0:	68bb      	ldr	r3, [r7, #8]
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3710      	adds	r7, #16
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	20000400 	.word	0x20000400
 8001c00:	200003d8 	.word	0x200003d8
 8001c04:	20000398 	.word	0x20000398
 8001c08:	200003e0 	.word	0x200003e0
 8001c0c:	200002dc 	.word	0x200002dc
 8001c10:	200002d8 	.word	0x200002d8
 8001c14:	200003ec 	.word	0x200003ec
 8001c18:	200003e8 	.word	0x200003e8
 8001c1c:	e000ed04 	.word	0xe000ed04

08001c20 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b086      	sub	sp, #24
 8001c24:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8001c26:	2300      	movs	r3, #0
 8001c28:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001c2a:	4b4f      	ldr	r3, [pc, #316]	@ (8001d68 <xTaskIncrementTick+0x148>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	f040 808f 	bne.w	8001d52 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001c34:	4b4d      	ldr	r3, [pc, #308]	@ (8001d6c <xTaskIncrementTick+0x14c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8001c3c:	4a4b      	ldr	r2, [pc, #300]	@ (8001d6c <xTaskIncrementTick+0x14c>)
 8001c3e:	693b      	ldr	r3, [r7, #16]
 8001c40:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d121      	bne.n	8001c8c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8001c48:	4b49      	ldr	r3, [pc, #292]	@ (8001d70 <xTaskIncrementTick+0x150>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d00b      	beq.n	8001c6a <xTaskIncrementTick+0x4a>
	__asm volatile
 8001c52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001c56:	f383 8811 	msr	BASEPRI, r3
 8001c5a:	f3bf 8f6f 	isb	sy
 8001c5e:	f3bf 8f4f 	dsb	sy
 8001c62:	603b      	str	r3, [r7, #0]
}
 8001c64:	bf00      	nop
 8001c66:	bf00      	nop
 8001c68:	e7fd      	b.n	8001c66 <xTaskIncrementTick+0x46>
 8001c6a:	4b41      	ldr	r3, [pc, #260]	@ (8001d70 <xTaskIncrementTick+0x150>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	4b40      	ldr	r3, [pc, #256]	@ (8001d74 <xTaskIncrementTick+0x154>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a3e      	ldr	r2, [pc, #248]	@ (8001d70 <xTaskIncrementTick+0x150>)
 8001c76:	6013      	str	r3, [r2, #0]
 8001c78:	4a3e      	ldr	r2, [pc, #248]	@ (8001d74 <xTaskIncrementTick+0x154>)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	6013      	str	r3, [r2, #0]
 8001c7e:	4b3e      	ldr	r3, [pc, #248]	@ (8001d78 <xTaskIncrementTick+0x158>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	3301      	adds	r3, #1
 8001c84:	4a3c      	ldr	r2, [pc, #240]	@ (8001d78 <xTaskIncrementTick+0x158>)
 8001c86:	6013      	str	r3, [r2, #0]
 8001c88:	f000 faa6 	bl	80021d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8001c8c:	4b3b      	ldr	r3, [pc, #236]	@ (8001d7c <xTaskIncrementTick+0x15c>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	693a      	ldr	r2, [r7, #16]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d348      	bcc.n	8001d28 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001c96:	4b36      	ldr	r3, [pc, #216]	@ (8001d70 <xTaskIncrementTick+0x150>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d104      	bne.n	8001caa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001ca0:	4b36      	ldr	r3, [pc, #216]	@ (8001d7c <xTaskIncrementTick+0x15c>)
 8001ca2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ca6:	601a      	str	r2, [r3, #0]
					break;
 8001ca8:	e03e      	b.n	8001d28 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001caa:	4b31      	ldr	r3, [pc, #196]	@ (8001d70 <xTaskIncrementTick+0x150>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	429a      	cmp	r2, r3
 8001cc0:	d203      	bcs.n	8001cca <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8001cc2:	4a2e      	ldr	r2, [pc, #184]	@ (8001d7c <xTaskIncrementTick+0x15c>)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001cc8:	e02e      	b.n	8001d28 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001cca:	68bb      	ldr	r3, [r7, #8]
 8001ccc:	3304      	adds	r3, #4
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff f804 	bl	8000cdc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d004      	beq.n	8001ce6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	3318      	adds	r3, #24
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7fe fffb 	bl	8000cdc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cea:	2201      	movs	r2, #1
 8001cec:	409a      	lsls	r2, r3
 8001cee:	4b24      	ldr	r3, [pc, #144]	@ (8001d80 <xTaskIncrementTick+0x160>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	4a22      	ldr	r2, [pc, #136]	@ (8001d80 <xTaskIncrementTick+0x160>)
 8001cf6:	6013      	str	r3, [r2, #0]
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	4413      	add	r3, r2
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	4a1f      	ldr	r2, [pc, #124]	@ (8001d84 <xTaskIncrementTick+0x164>)
 8001d06:	441a      	add	r2, r3
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	3304      	adds	r3, #4
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4610      	mov	r0, r2
 8001d10:	f7fe ff87 	bl	8000c22 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d18:	4b1b      	ldr	r3, [pc, #108]	@ (8001d88 <xTaskIncrementTick+0x168>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d3b9      	bcc.n	8001c96 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8001d22:	2301      	movs	r3, #1
 8001d24:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001d26:	e7b6      	b.n	8001c96 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001d28:	4b17      	ldr	r3, [pc, #92]	@ (8001d88 <xTaskIncrementTick+0x168>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d2e:	4915      	ldr	r1, [pc, #84]	@ (8001d84 <xTaskIncrementTick+0x164>)
 8001d30:	4613      	mov	r3, r2
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	4413      	add	r3, r2
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	440b      	add	r3, r1
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d901      	bls.n	8001d44 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8001d40:	2301      	movs	r3, #1
 8001d42:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8001d44:	4b11      	ldr	r3, [pc, #68]	@ (8001d8c <xTaskIncrementTick+0x16c>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d007      	beq.n	8001d5c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	617b      	str	r3, [r7, #20]
 8001d50:	e004      	b.n	8001d5c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8001d52:	4b0f      	ldr	r3, [pc, #60]	@ (8001d90 <xTaskIncrementTick+0x170>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	3301      	adds	r3, #1
 8001d58:	4a0d      	ldr	r2, [pc, #52]	@ (8001d90 <xTaskIncrementTick+0x170>)
 8001d5a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8001d5c:	697b      	ldr	r3, [r7, #20]
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3718      	adds	r7, #24
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	20000400 	.word	0x20000400
 8001d6c:	200003dc 	.word	0x200003dc
 8001d70:	20000390 	.word	0x20000390
 8001d74:	20000394 	.word	0x20000394
 8001d78:	200003f0 	.word	0x200003f0
 8001d7c:	200003f8 	.word	0x200003f8
 8001d80:	200003e0 	.word	0x200003e0
 8001d84:	200002dc 	.word	0x200002dc
 8001d88:	200002d8 	.word	0x200002d8
 8001d8c:	200003ec 	.word	0x200003ec
 8001d90:	200003e8 	.word	0x200003e8

08001d94 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001d94:	b480      	push	{r7}
 8001d96:	b087      	sub	sp, #28
 8001d98:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001d9a:	4b27      	ldr	r3, [pc, #156]	@ (8001e38 <vTaskSwitchContext+0xa4>)
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d003      	beq.n	8001daa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8001da2:	4b26      	ldr	r3, [pc, #152]	@ (8001e3c <vTaskSwitchContext+0xa8>)
 8001da4:	2201      	movs	r2, #1
 8001da6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8001da8:	e040      	b.n	8001e2c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8001daa:	4b24      	ldr	r3, [pc, #144]	@ (8001e3c <vTaskSwitchContext+0xa8>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001db0:	4b23      	ldr	r3, [pc, #140]	@ (8001e40 <vTaskSwitchContext+0xac>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	fab3 f383 	clz	r3, r3
 8001dbc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8001dbe:	7afb      	ldrb	r3, [r7, #11]
 8001dc0:	f1c3 031f 	rsb	r3, r3, #31
 8001dc4:	617b      	str	r3, [r7, #20]
 8001dc6:	491f      	ldr	r1, [pc, #124]	@ (8001e44 <vTaskSwitchContext+0xb0>)
 8001dc8:	697a      	ldr	r2, [r7, #20]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	4413      	add	r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	440b      	add	r3, r1
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d10b      	bne.n	8001df2 <vTaskSwitchContext+0x5e>
	__asm volatile
 8001dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001dde:	f383 8811 	msr	BASEPRI, r3
 8001de2:	f3bf 8f6f 	isb	sy
 8001de6:	f3bf 8f4f 	dsb	sy
 8001dea:	607b      	str	r3, [r7, #4]
}
 8001dec:	bf00      	nop
 8001dee:	bf00      	nop
 8001df0:	e7fd      	b.n	8001dee <vTaskSwitchContext+0x5a>
 8001df2:	697a      	ldr	r2, [r7, #20]
 8001df4:	4613      	mov	r3, r2
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	4413      	add	r3, r2
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	4a11      	ldr	r2, [pc, #68]	@ (8001e44 <vTaskSwitchContext+0xb0>)
 8001dfe:	4413      	add	r3, r2
 8001e00:	613b      	str	r3, [r7, #16]
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	685a      	ldr	r2, [r3, #4]
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	605a      	str	r2, [r3, #4]
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	685a      	ldr	r2, [r3, #4]
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	3308      	adds	r3, #8
 8001e14:	429a      	cmp	r2, r3
 8001e16:	d104      	bne.n	8001e22 <vTaskSwitchContext+0x8e>
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	685a      	ldr	r2, [r3, #4]
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	4a07      	ldr	r2, [pc, #28]	@ (8001e48 <vTaskSwitchContext+0xb4>)
 8001e2a:	6013      	str	r3, [r2, #0]
}
 8001e2c:	bf00      	nop
 8001e2e:	371c      	adds	r7, #28
 8001e30:	46bd      	mov	sp, r7
 8001e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e36:	4770      	bx	lr
 8001e38:	20000400 	.word	0x20000400
 8001e3c:	200003ec 	.word	0x200003ec
 8001e40:	200003e0 	.word	0x200003e0
 8001e44:	200002dc 	.word	0x200002dc
 8001e48:	200002d8 	.word	0x200002d8

08001e4c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b084      	sub	sp, #16
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d10b      	bne.n	8001e74 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8001e5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001e60:	f383 8811 	msr	BASEPRI, r3
 8001e64:	f3bf 8f6f 	isb	sy
 8001e68:	f3bf 8f4f 	dsb	sy
 8001e6c:	60fb      	str	r3, [r7, #12]
}
 8001e6e:	bf00      	nop
 8001e70:	bf00      	nop
 8001e72:	e7fd      	b.n	8001e70 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8001e74:	4b07      	ldr	r3, [pc, #28]	@ (8001e94 <vTaskPlaceOnEventList+0x48>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	3318      	adds	r3, #24
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f7fe fef4 	bl	8000c6a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8001e82:	2101      	movs	r1, #1
 8001e84:	6838      	ldr	r0, [r7, #0]
 8001e86:	f000 fa6d 	bl	8002364 <prvAddCurrentTaskToDelayedList>
}
 8001e8a:	bf00      	nop
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	200002d8 	.word	0x200002d8

08001e98 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b086      	sub	sp, #24
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d10b      	bne.n	8001ec6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8001eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001eb2:	f383 8811 	msr	BASEPRI, r3
 8001eb6:	f3bf 8f6f 	isb	sy
 8001eba:	f3bf 8f4f 	dsb	sy
 8001ebe:	60fb      	str	r3, [r7, #12]
}
 8001ec0:	bf00      	nop
 8001ec2:	bf00      	nop
 8001ec4:	e7fd      	b.n	8001ec2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	3318      	adds	r3, #24
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7fe ff06 	bl	8000cdc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8001f48 <xTaskRemoveFromEventList+0xb0>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d11c      	bne.n	8001f12 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	3304      	adds	r3, #4
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7fe fefd 	bl	8000cdc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8001ee2:	693b      	ldr	r3, [r7, #16]
 8001ee4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	409a      	lsls	r2, r3
 8001eea:	4b18      	ldr	r3, [pc, #96]	@ (8001f4c <xTaskRemoveFromEventList+0xb4>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	4a16      	ldr	r2, [pc, #88]	@ (8001f4c <xTaskRemoveFromEventList+0xb4>)
 8001ef2:	6013      	str	r3, [r2, #0]
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ef8:	4613      	mov	r3, r2
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	4413      	add	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4a13      	ldr	r2, [pc, #76]	@ (8001f50 <xTaskRemoveFromEventList+0xb8>)
 8001f02:	441a      	add	r2, r3
 8001f04:	693b      	ldr	r3, [r7, #16]
 8001f06:	3304      	adds	r3, #4
 8001f08:	4619      	mov	r1, r3
 8001f0a:	4610      	mov	r0, r2
 8001f0c:	f7fe fe89 	bl	8000c22 <vListInsertEnd>
 8001f10:	e005      	b.n	8001f1e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	3318      	adds	r3, #24
 8001f16:	4619      	mov	r1, r3
 8001f18:	480e      	ldr	r0, [pc, #56]	@ (8001f54 <xTaskRemoveFromEventList+0xbc>)
 8001f1a:	f7fe fe82 	bl	8000c22 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001f22:	4b0d      	ldr	r3, [pc, #52]	@ (8001f58 <xTaskRemoveFromEventList+0xc0>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d905      	bls.n	8001f38 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8001f30:	4b0a      	ldr	r3, [pc, #40]	@ (8001f5c <xTaskRemoveFromEventList+0xc4>)
 8001f32:	2201      	movs	r2, #1
 8001f34:	601a      	str	r2, [r3, #0]
 8001f36:	e001      	b.n	8001f3c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8001f3c:	697b      	ldr	r3, [r7, #20]
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3718      	adds	r7, #24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20000400 	.word	0x20000400
 8001f4c:	200003e0 	.word	0x200003e0
 8001f50:	200002dc 	.word	0x200002dc
 8001f54:	20000398 	.word	0x20000398
 8001f58:	200002d8 	.word	0x200002d8
 8001f5c:	200003ec 	.word	0x200003ec

08001f60 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001f68:	4b06      	ldr	r3, [pc, #24]	@ (8001f84 <vTaskInternalSetTimeOutState+0x24>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8001f70:	4b05      	ldr	r3, [pc, #20]	@ (8001f88 <vTaskInternalSetTimeOutState+0x28>)
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	605a      	str	r2, [r3, #4]
}
 8001f78:	bf00      	nop
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr
 8001f84:	200003f0 	.word	0x200003f0
 8001f88:	200003dc 	.word	0x200003dc

08001f8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b088      	sub	sp, #32
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
 8001f94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d10b      	bne.n	8001fb4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8001f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fa0:	f383 8811 	msr	BASEPRI, r3
 8001fa4:	f3bf 8f6f 	isb	sy
 8001fa8:	f3bf 8f4f 	dsb	sy
 8001fac:	613b      	str	r3, [r7, #16]
}
 8001fae:	bf00      	nop
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d10b      	bne.n	8001fd2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8001fba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001fbe:	f383 8811 	msr	BASEPRI, r3
 8001fc2:	f3bf 8f6f 	isb	sy
 8001fc6:	f3bf 8f4f 	dsb	sy
 8001fca:	60fb      	str	r3, [r7, #12]
}
 8001fcc:	bf00      	nop
 8001fce:	bf00      	nop
 8001fd0:	e7fd      	b.n	8001fce <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8001fd2:	f000 fb61 	bl	8002698 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8001fd6:	4b1d      	ldr	r3, [pc, #116]	@ (800204c <xTaskCheckForTimeOut+0xc0>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	1ad3      	subs	r3, r2, r3
 8001fe4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001fee:	d102      	bne.n	8001ff6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	61fb      	str	r3, [r7, #28]
 8001ff4:	e023      	b.n	800203e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	4b15      	ldr	r3, [pc, #84]	@ (8002050 <xTaskCheckForTimeOut+0xc4>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	d007      	beq.n	8002012 <xTaskCheckForTimeOut+0x86>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	69ba      	ldr	r2, [r7, #24]
 8002008:	429a      	cmp	r2, r3
 800200a:	d302      	bcc.n	8002012 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800200c:	2301      	movs	r3, #1
 800200e:	61fb      	str	r3, [r7, #28]
 8002010:	e015      	b.n	800203e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	697a      	ldr	r2, [r7, #20]
 8002018:	429a      	cmp	r2, r3
 800201a:	d20b      	bcs.n	8002034 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	1ad2      	subs	r2, r2, r3
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f7ff ff99 	bl	8001f60 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800202e:	2300      	movs	r3, #0
 8002030:	61fb      	str	r3, [r7, #28]
 8002032:	e004      	b.n	800203e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	2200      	movs	r2, #0
 8002038:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800203a:	2301      	movs	r3, #1
 800203c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800203e:	f000 fb5d 	bl	80026fc <vPortExitCritical>

	return xReturn;
 8002042:	69fb      	ldr	r3, [r7, #28]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3720      	adds	r7, #32
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	200003dc 	.word	0x200003dc
 8002050:	200003f0 	.word	0x200003f0

08002054 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002054:	b480      	push	{r7}
 8002056:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002058:	4b03      	ldr	r3, [pc, #12]	@ (8002068 <vTaskMissedYield+0x14>)
 800205a:	2201      	movs	r2, #1
 800205c:	601a      	str	r2, [r3, #0]
}
 800205e:	bf00      	nop
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr
 8002068:	200003ec 	.word	0x200003ec

0800206c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002074:	f000 f852 	bl	800211c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002078:	4b06      	ldr	r3, [pc, #24]	@ (8002094 <prvIdleTask+0x28>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2b01      	cmp	r3, #1
 800207e:	d9f9      	bls.n	8002074 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002080:	4b05      	ldr	r3, [pc, #20]	@ (8002098 <prvIdleTask+0x2c>)
 8002082:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002086:	601a      	str	r2, [r3, #0]
 8002088:	f3bf 8f4f 	dsb	sy
 800208c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002090:	e7f0      	b.n	8002074 <prvIdleTask+0x8>
 8002092:	bf00      	nop
 8002094:	200002dc 	.word	0x200002dc
 8002098:	e000ed04 	.word	0xe000ed04

0800209c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80020a2:	2300      	movs	r3, #0
 80020a4:	607b      	str	r3, [r7, #4]
 80020a6:	e00c      	b.n	80020c2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	4613      	mov	r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	4413      	add	r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	4a12      	ldr	r2, [pc, #72]	@ (80020fc <prvInitialiseTaskLists+0x60>)
 80020b4:	4413      	add	r3, r2
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7fe fd86 	bl	8000bc8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	3301      	adds	r3, #1
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2b06      	cmp	r3, #6
 80020c6:	d9ef      	bls.n	80020a8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80020c8:	480d      	ldr	r0, [pc, #52]	@ (8002100 <prvInitialiseTaskLists+0x64>)
 80020ca:	f7fe fd7d 	bl	8000bc8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80020ce:	480d      	ldr	r0, [pc, #52]	@ (8002104 <prvInitialiseTaskLists+0x68>)
 80020d0:	f7fe fd7a 	bl	8000bc8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80020d4:	480c      	ldr	r0, [pc, #48]	@ (8002108 <prvInitialiseTaskLists+0x6c>)
 80020d6:	f7fe fd77 	bl	8000bc8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80020da:	480c      	ldr	r0, [pc, #48]	@ (800210c <prvInitialiseTaskLists+0x70>)
 80020dc:	f7fe fd74 	bl	8000bc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80020e0:	480b      	ldr	r0, [pc, #44]	@ (8002110 <prvInitialiseTaskLists+0x74>)
 80020e2:	f7fe fd71 	bl	8000bc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80020e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002114 <prvInitialiseTaskLists+0x78>)
 80020e8:	4a05      	ldr	r2, [pc, #20]	@ (8002100 <prvInitialiseTaskLists+0x64>)
 80020ea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80020ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002118 <prvInitialiseTaskLists+0x7c>)
 80020ee:	4a05      	ldr	r2, [pc, #20]	@ (8002104 <prvInitialiseTaskLists+0x68>)
 80020f0:	601a      	str	r2, [r3, #0]
}
 80020f2:	bf00      	nop
 80020f4:	3708      	adds	r7, #8
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	200002dc 	.word	0x200002dc
 8002100:	20000368 	.word	0x20000368
 8002104:	2000037c 	.word	0x2000037c
 8002108:	20000398 	.word	0x20000398
 800210c:	200003ac 	.word	0x200003ac
 8002110:	200003c4 	.word	0x200003c4
 8002114:	20000390 	.word	0x20000390
 8002118:	20000394 	.word	0x20000394

0800211c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b082      	sub	sp, #8
 8002120:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002122:	e019      	b.n	8002158 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002124:	f000 fab8 	bl	8002698 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002128:	4b10      	ldr	r3, [pc, #64]	@ (800216c <prvCheckTasksWaitingTermination+0x50>)
 800212a:	68db      	ldr	r3, [r3, #12]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	3304      	adds	r3, #4
 8002134:	4618      	mov	r0, r3
 8002136:	f7fe fdd1 	bl	8000cdc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800213a:	4b0d      	ldr	r3, [pc, #52]	@ (8002170 <prvCheckTasksWaitingTermination+0x54>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	3b01      	subs	r3, #1
 8002140:	4a0b      	ldr	r2, [pc, #44]	@ (8002170 <prvCheckTasksWaitingTermination+0x54>)
 8002142:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002144:	4b0b      	ldr	r3, [pc, #44]	@ (8002174 <prvCheckTasksWaitingTermination+0x58>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	3b01      	subs	r3, #1
 800214a:	4a0a      	ldr	r2, [pc, #40]	@ (8002174 <prvCheckTasksWaitingTermination+0x58>)
 800214c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800214e:	f000 fad5 	bl	80026fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f000 f810 	bl	8002178 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002158:	4b06      	ldr	r3, [pc, #24]	@ (8002174 <prvCheckTasksWaitingTermination+0x58>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d1e1      	bne.n	8002124 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8002160:	bf00      	nop
 8002162:	bf00      	nop
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	200003ac 	.word	0x200003ac
 8002170:	200003d8 	.word	0x200003d8
 8002174:	200003c0 	.word	0x200003c0

08002178 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002186:	2b00      	cmp	r3, #0
 8002188:	d108      	bne.n	800219c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218e:	4618      	mov	r0, r3
 8002190:	f000 fc30 	bl	80029f4 <vPortFree>
				vPortFree( pxTCB );
 8002194:	6878      	ldr	r0, [r7, #4]
 8002196:	f000 fc2d 	bl	80029f4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800219a:	e019      	b.n	80021d0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d103      	bne.n	80021ae <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	f000 fc24 	bl	80029f4 <vPortFree>
	}
 80021ac:	e010      	b.n	80021d0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d00b      	beq.n	80021d0 <prvDeleteTCB+0x58>
	__asm volatile
 80021b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80021bc:	f383 8811 	msr	BASEPRI, r3
 80021c0:	f3bf 8f6f 	isb	sy
 80021c4:	f3bf 8f4f 	dsb	sy
 80021c8:	60fb      	str	r3, [r7, #12]
}
 80021ca:	bf00      	nop
 80021cc:	bf00      	nop
 80021ce:	e7fd      	b.n	80021cc <prvDeleteTCB+0x54>
	}
 80021d0:	bf00      	nop
 80021d2:	3710      	adds	r7, #16
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bd80      	pop	{r7, pc}

080021d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80021de:	4b0c      	ldr	r3, [pc, #48]	@ (8002210 <prvResetNextTaskUnblockTime+0x38>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d104      	bne.n	80021f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80021e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002214 <prvResetNextTaskUnblockTime+0x3c>)
 80021ea:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80021ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80021f0:	e008      	b.n	8002204 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80021f2:	4b07      	ldr	r3, [pc, #28]	@ (8002210 <prvResetNextTaskUnblockTime+0x38>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	4a04      	ldr	r2, [pc, #16]	@ (8002214 <prvResetNextTaskUnblockTime+0x3c>)
 8002202:	6013      	str	r3, [r2, #0]
}
 8002204:	bf00      	nop
 8002206:	370c      	adds	r7, #12
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	20000390 	.word	0x20000390
 8002214:	200003f8 	.word	0x200003f8

08002218 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800221e:	4b0b      	ldr	r3, [pc, #44]	@ (800224c <xTaskGetSchedulerState+0x34>)
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d102      	bne.n	800222c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002226:	2301      	movs	r3, #1
 8002228:	607b      	str	r3, [r7, #4]
 800222a:	e008      	b.n	800223e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800222c:	4b08      	ldr	r3, [pc, #32]	@ (8002250 <xTaskGetSchedulerState+0x38>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d102      	bne.n	800223a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002234:	2302      	movs	r3, #2
 8002236:	607b      	str	r3, [r7, #4]
 8002238:	e001      	b.n	800223e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800223a:	2300      	movs	r3, #0
 800223c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800223e:	687b      	ldr	r3, [r7, #4]
	}
 8002240:	4618      	mov	r0, r3
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr
 800224c:	200003e4 	.word	0x200003e4
 8002250:	20000400 	.word	0x20000400

08002254 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8002254:	b580      	push	{r7, lr}
 8002256:	b086      	sub	sp, #24
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d070      	beq.n	800234c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800226a:	4b3b      	ldr	r3, [pc, #236]	@ (8002358 <xTaskPriorityDisinherit+0x104>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	429a      	cmp	r2, r3
 8002272:	d00b      	beq.n	800228c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8002274:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002278:	f383 8811 	msr	BASEPRI, r3
 800227c:	f3bf 8f6f 	isb	sy
 8002280:	f3bf 8f4f 	dsb	sy
 8002284:	60fb      	str	r3, [r7, #12]
}
 8002286:	bf00      	nop
 8002288:	bf00      	nop
 800228a:	e7fd      	b.n	8002288 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002290:	2b00      	cmp	r3, #0
 8002292:	d10b      	bne.n	80022ac <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8002294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002298:	f383 8811 	msr	BASEPRI, r3
 800229c:	f3bf 8f6f 	isb	sy
 80022a0:	f3bf 8f4f 	dsb	sy
 80022a4:	60bb      	str	r3, [r7, #8]
}
 80022a6:	bf00      	nop
 80022a8:	bf00      	nop
 80022aa:	e7fd      	b.n	80022a8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80022ac:	693b      	ldr	r3, [r7, #16]
 80022ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022b0:	1e5a      	subs	r2, r3, #1
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022be:	429a      	cmp	r2, r3
 80022c0:	d044      	beq.n	800234c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d140      	bne.n	800234c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	3304      	adds	r3, #4
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7fe fd04 	bl	8000cdc <uxListRemove>
 80022d4:	4603      	mov	r3, r0
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d115      	bne.n	8002306 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80022de:	491f      	ldr	r1, [pc, #124]	@ (800235c <xTaskPriorityDisinherit+0x108>)
 80022e0:	4613      	mov	r3, r2
 80022e2:	009b      	lsls	r3, r3, #2
 80022e4:	4413      	add	r3, r2
 80022e6:	009b      	lsls	r3, r3, #2
 80022e8:	440b      	add	r3, r1
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d10a      	bne.n	8002306 <xTaskPriorityDisinherit+0xb2>
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022f4:	2201      	movs	r2, #1
 80022f6:	fa02 f303 	lsl.w	r3, r2, r3
 80022fa:	43da      	mvns	r2, r3
 80022fc:	4b18      	ldr	r3, [pc, #96]	@ (8002360 <xTaskPriorityDisinherit+0x10c>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4013      	ands	r3, r2
 8002302:	4a17      	ldr	r2, [pc, #92]	@ (8002360 <xTaskPriorityDisinherit+0x10c>)
 8002304:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8002306:	693b      	ldr	r3, [r7, #16]
 8002308:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002312:	f1c3 0207 	rsb	r2, r3, #7
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800231a:	693b      	ldr	r3, [r7, #16]
 800231c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800231e:	2201      	movs	r2, #1
 8002320:	409a      	lsls	r2, r3
 8002322:	4b0f      	ldr	r3, [pc, #60]	@ (8002360 <xTaskPriorityDisinherit+0x10c>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4313      	orrs	r3, r2
 8002328:	4a0d      	ldr	r2, [pc, #52]	@ (8002360 <xTaskPriorityDisinherit+0x10c>)
 800232a:	6013      	str	r3, [r2, #0]
 800232c:	693b      	ldr	r3, [r7, #16]
 800232e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002330:	4613      	mov	r3, r2
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	4413      	add	r3, r2
 8002336:	009b      	lsls	r3, r3, #2
 8002338:	4a08      	ldr	r2, [pc, #32]	@ (800235c <xTaskPriorityDisinherit+0x108>)
 800233a:	441a      	add	r2, r3
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	3304      	adds	r3, #4
 8002340:	4619      	mov	r1, r3
 8002342:	4610      	mov	r0, r2
 8002344:	f7fe fc6d 	bl	8000c22 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8002348:	2301      	movs	r3, #1
 800234a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800234c:	697b      	ldr	r3, [r7, #20]
	}
 800234e:	4618      	mov	r0, r3
 8002350:	3718      	adds	r7, #24
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	200002d8 	.word	0x200002d8
 800235c:	200002dc 	.word	0x200002dc
 8002360:	200003e0 	.word	0x200003e0

08002364 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800236e:	4b29      	ldr	r3, [pc, #164]	@ (8002414 <prvAddCurrentTaskToDelayedList+0xb0>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002374:	4b28      	ldr	r3, [pc, #160]	@ (8002418 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	3304      	adds	r3, #4
 800237a:	4618      	mov	r0, r3
 800237c:	f7fe fcae 	bl	8000cdc <uxListRemove>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d10b      	bne.n	800239e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002386:	4b24      	ldr	r3, [pc, #144]	@ (8002418 <prvAddCurrentTaskToDelayedList+0xb4>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800238c:	2201      	movs	r2, #1
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	43da      	mvns	r2, r3
 8002394:	4b21      	ldr	r3, [pc, #132]	@ (800241c <prvAddCurrentTaskToDelayedList+0xb8>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4013      	ands	r3, r2
 800239a:	4a20      	ldr	r2, [pc, #128]	@ (800241c <prvAddCurrentTaskToDelayedList+0xb8>)
 800239c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80023a4:	d10a      	bne.n	80023bc <prvAddCurrentTaskToDelayedList+0x58>
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d007      	beq.n	80023bc <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80023ac:	4b1a      	ldr	r3, [pc, #104]	@ (8002418 <prvAddCurrentTaskToDelayedList+0xb4>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	3304      	adds	r3, #4
 80023b2:	4619      	mov	r1, r3
 80023b4:	481a      	ldr	r0, [pc, #104]	@ (8002420 <prvAddCurrentTaskToDelayedList+0xbc>)
 80023b6:	f7fe fc34 	bl	8000c22 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80023ba:	e026      	b.n	800240a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80023bc:	68fa      	ldr	r2, [r7, #12]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4413      	add	r3, r2
 80023c2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80023c4:	4b14      	ldr	r3, [pc, #80]	@ (8002418 <prvAddCurrentTaskToDelayedList+0xb4>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	68ba      	ldr	r2, [r7, #8]
 80023ca:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	429a      	cmp	r2, r3
 80023d2:	d209      	bcs.n	80023e8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80023d4:	4b13      	ldr	r3, [pc, #76]	@ (8002424 <prvAddCurrentTaskToDelayedList+0xc0>)
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	4b0f      	ldr	r3, [pc, #60]	@ (8002418 <prvAddCurrentTaskToDelayedList+0xb4>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	3304      	adds	r3, #4
 80023de:	4619      	mov	r1, r3
 80023e0:	4610      	mov	r0, r2
 80023e2:	f7fe fc42 	bl	8000c6a <vListInsert>
}
 80023e6:	e010      	b.n	800240a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80023e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002428 <prvAddCurrentTaskToDelayedList+0xc4>)
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002418 <prvAddCurrentTaskToDelayedList+0xb4>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	3304      	adds	r3, #4
 80023f2:	4619      	mov	r1, r3
 80023f4:	4610      	mov	r0, r2
 80023f6:	f7fe fc38 	bl	8000c6a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80023fa:	4b0c      	ldr	r3, [pc, #48]	@ (800242c <prvAddCurrentTaskToDelayedList+0xc8>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	68ba      	ldr	r2, [r7, #8]
 8002400:	429a      	cmp	r2, r3
 8002402:	d202      	bcs.n	800240a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8002404:	4a09      	ldr	r2, [pc, #36]	@ (800242c <prvAddCurrentTaskToDelayedList+0xc8>)
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	6013      	str	r3, [r2, #0]
}
 800240a:	bf00      	nop
 800240c:	3710      	adds	r7, #16
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	200003dc 	.word	0x200003dc
 8002418:	200002d8 	.word	0x200002d8
 800241c:	200003e0 	.word	0x200003e0
 8002420:	200003c4 	.word	0x200003c4
 8002424:	20000394 	.word	0x20000394
 8002428:	20000390 	.word	0x20000390
 800242c:	200003f8 	.word	0x200003f8

08002430 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8002430:	b480      	push	{r7}
 8002432:	b085      	sub	sp, #20
 8002434:	af00      	add	r7, sp, #0
 8002436:	60f8      	str	r0, [r7, #12]
 8002438:	60b9      	str	r1, [r7, #8]
 800243a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	3b04      	subs	r3, #4
 8002440:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002448:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	3b04      	subs	r3, #4
 800244e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8002450:	68bb      	ldr	r3, [r7, #8]
 8002452:	f023 0201 	bic.w	r2, r3, #1
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	3b04      	subs	r3, #4
 800245e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002460:	4a0c      	ldr	r2, [pc, #48]	@ (8002494 <pxPortInitialiseStack+0x64>)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	3b14      	subs	r3, #20
 800246a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	3b04      	subs	r3, #4
 8002476:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	f06f 0202 	mvn.w	r2, #2
 800247e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	3b20      	subs	r3, #32
 8002484:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8002486:	68fb      	ldr	r3, [r7, #12]
}
 8002488:	4618      	mov	r0, r3
 800248a:	3714      	adds	r7, #20
 800248c:	46bd      	mov	sp, r7
 800248e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002492:	4770      	bx	lr
 8002494:	08002499 	.word	0x08002499

08002498 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800249e:	2300      	movs	r3, #0
 80024a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80024a2:	4b13      	ldr	r3, [pc, #76]	@ (80024f0 <prvTaskExitError+0x58>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80024aa:	d00b      	beq.n	80024c4 <prvTaskExitError+0x2c>
	__asm volatile
 80024ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024b0:	f383 8811 	msr	BASEPRI, r3
 80024b4:	f3bf 8f6f 	isb	sy
 80024b8:	f3bf 8f4f 	dsb	sy
 80024bc:	60fb      	str	r3, [r7, #12]
}
 80024be:	bf00      	nop
 80024c0:	bf00      	nop
 80024c2:	e7fd      	b.n	80024c0 <prvTaskExitError+0x28>
	__asm volatile
 80024c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80024c8:	f383 8811 	msr	BASEPRI, r3
 80024cc:	f3bf 8f6f 	isb	sy
 80024d0:	f3bf 8f4f 	dsb	sy
 80024d4:	60bb      	str	r3, [r7, #8]
}
 80024d6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80024d8:	bf00      	nop
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d0fc      	beq.n	80024da <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80024e0:	bf00      	nop
 80024e2:	bf00      	nop
 80024e4:	3714      	adds	r7, #20
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr
 80024ee:	bf00      	nop
 80024f0:	20000008 	.word	0x20000008
	...

08002500 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002500:	4b07      	ldr	r3, [pc, #28]	@ (8002520 <pxCurrentTCBConst2>)
 8002502:	6819      	ldr	r1, [r3, #0]
 8002504:	6808      	ldr	r0, [r1, #0]
 8002506:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800250a:	f380 8809 	msr	PSP, r0
 800250e:	f3bf 8f6f 	isb	sy
 8002512:	f04f 0000 	mov.w	r0, #0
 8002516:	f380 8811 	msr	BASEPRI, r0
 800251a:	4770      	bx	lr
 800251c:	f3af 8000 	nop.w

08002520 <pxCurrentTCBConst2>:
 8002520:	200002d8 	.word	0x200002d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002524:	bf00      	nop
 8002526:	bf00      	nop

08002528 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8002528:	4808      	ldr	r0, [pc, #32]	@ (800254c <prvPortStartFirstTask+0x24>)
 800252a:	6800      	ldr	r0, [r0, #0]
 800252c:	6800      	ldr	r0, [r0, #0]
 800252e:	f380 8808 	msr	MSP, r0
 8002532:	f04f 0000 	mov.w	r0, #0
 8002536:	f380 8814 	msr	CONTROL, r0
 800253a:	b662      	cpsie	i
 800253c:	b661      	cpsie	f
 800253e:	f3bf 8f4f 	dsb	sy
 8002542:	f3bf 8f6f 	isb	sy
 8002546:	df00      	svc	0
 8002548:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800254a:	bf00      	nop
 800254c:	e000ed08 	.word	0xe000ed08

08002550 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002556:	4b47      	ldr	r3, [pc, #284]	@ (8002674 <xPortStartScheduler+0x124>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a47      	ldr	r2, [pc, #284]	@ (8002678 <xPortStartScheduler+0x128>)
 800255c:	4293      	cmp	r3, r2
 800255e:	d10b      	bne.n	8002578 <xPortStartScheduler+0x28>
	__asm volatile
 8002560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002564:	f383 8811 	msr	BASEPRI, r3
 8002568:	f3bf 8f6f 	isb	sy
 800256c:	f3bf 8f4f 	dsb	sy
 8002570:	60fb      	str	r3, [r7, #12]
}
 8002572:	bf00      	nop
 8002574:	bf00      	nop
 8002576:	e7fd      	b.n	8002574 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002578:	4b3e      	ldr	r3, [pc, #248]	@ (8002674 <xPortStartScheduler+0x124>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a3f      	ldr	r2, [pc, #252]	@ (800267c <xPortStartScheduler+0x12c>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d10b      	bne.n	800259a <xPortStartScheduler+0x4a>
	__asm volatile
 8002582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002586:	f383 8811 	msr	BASEPRI, r3
 800258a:	f3bf 8f6f 	isb	sy
 800258e:	f3bf 8f4f 	dsb	sy
 8002592:	613b      	str	r3, [r7, #16]
}
 8002594:	bf00      	nop
 8002596:	bf00      	nop
 8002598:	e7fd      	b.n	8002596 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800259a:	4b39      	ldr	r3, [pc, #228]	@ (8002680 <xPortStartScheduler+0x130>)
 800259c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	22ff      	movs	r2, #255	@ 0xff
 80025aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80025b4:	78fb      	ldrb	r3, [r7, #3]
 80025b6:	b2db      	uxtb	r3, r3
 80025b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80025bc:	b2da      	uxtb	r2, r3
 80025be:	4b31      	ldr	r3, [pc, #196]	@ (8002684 <xPortStartScheduler+0x134>)
 80025c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80025c2:	4b31      	ldr	r3, [pc, #196]	@ (8002688 <xPortStartScheduler+0x138>)
 80025c4:	2207      	movs	r2, #7
 80025c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80025c8:	e009      	b.n	80025de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80025ca:	4b2f      	ldr	r3, [pc, #188]	@ (8002688 <xPortStartScheduler+0x138>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	3b01      	subs	r3, #1
 80025d0:	4a2d      	ldr	r2, [pc, #180]	@ (8002688 <xPortStartScheduler+0x138>)
 80025d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80025d4:	78fb      	ldrb	r3, [r7, #3]
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	b2db      	uxtb	r3, r3
 80025dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80025de:	78fb      	ldrb	r3, [r7, #3]
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025e6:	2b80      	cmp	r3, #128	@ 0x80
 80025e8:	d0ef      	beq.n	80025ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80025ea:	4b27      	ldr	r3, [pc, #156]	@ (8002688 <xPortStartScheduler+0x138>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	f1c3 0307 	rsb	r3, r3, #7
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	d00b      	beq.n	800260e <xPortStartScheduler+0xbe>
	__asm volatile
 80025f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80025fa:	f383 8811 	msr	BASEPRI, r3
 80025fe:	f3bf 8f6f 	isb	sy
 8002602:	f3bf 8f4f 	dsb	sy
 8002606:	60bb      	str	r3, [r7, #8]
}
 8002608:	bf00      	nop
 800260a:	bf00      	nop
 800260c:	e7fd      	b.n	800260a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800260e:	4b1e      	ldr	r3, [pc, #120]	@ (8002688 <xPortStartScheduler+0x138>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	021b      	lsls	r3, r3, #8
 8002614:	4a1c      	ldr	r2, [pc, #112]	@ (8002688 <xPortStartScheduler+0x138>)
 8002616:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002618:	4b1b      	ldr	r3, [pc, #108]	@ (8002688 <xPortStartScheduler+0x138>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002620:	4a19      	ldr	r2, [pc, #100]	@ (8002688 <xPortStartScheduler+0x138>)
 8002622:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	b2da      	uxtb	r2, r3
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800262c:	4b17      	ldr	r3, [pc, #92]	@ (800268c <xPortStartScheduler+0x13c>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a16      	ldr	r2, [pc, #88]	@ (800268c <xPortStartScheduler+0x13c>)
 8002632:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002636:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002638:	4b14      	ldr	r3, [pc, #80]	@ (800268c <xPortStartScheduler+0x13c>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a13      	ldr	r2, [pc, #76]	@ (800268c <xPortStartScheduler+0x13c>)
 800263e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8002642:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8002644:	f000 f8da 	bl	80027fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8002648:	4b11      	ldr	r3, [pc, #68]	@ (8002690 <xPortStartScheduler+0x140>)
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800264e:	f000 f8f9 	bl	8002844 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002652:	4b10      	ldr	r3, [pc, #64]	@ (8002694 <xPortStartScheduler+0x144>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a0f      	ldr	r2, [pc, #60]	@ (8002694 <xPortStartScheduler+0x144>)
 8002658:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800265c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800265e:	f7ff ff63 	bl	8002528 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8002662:	f7ff fb97 	bl	8001d94 <vTaskSwitchContext>
	prvTaskExitError();
 8002666:	f7ff ff17 	bl	8002498 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800266a:	2300      	movs	r3, #0
}
 800266c:	4618      	mov	r0, r3
 800266e:	3718      	adds	r7, #24
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	e000ed00 	.word	0xe000ed00
 8002678:	410fc271 	.word	0x410fc271
 800267c:	410fc270 	.word	0x410fc270
 8002680:	e000e400 	.word	0xe000e400
 8002684:	20000404 	.word	0x20000404
 8002688:	20000408 	.word	0x20000408
 800268c:	e000ed20 	.word	0xe000ed20
 8002690:	20000008 	.word	0x20000008
 8002694:	e000ef34 	.word	0xe000ef34

08002698 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002698:	b480      	push	{r7}
 800269a:	b083      	sub	sp, #12
 800269c:	af00      	add	r7, sp, #0
	__asm volatile
 800269e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026a2:	f383 8811 	msr	BASEPRI, r3
 80026a6:	f3bf 8f6f 	isb	sy
 80026aa:	f3bf 8f4f 	dsb	sy
 80026ae:	607b      	str	r3, [r7, #4]
}
 80026b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80026b2:	4b10      	ldr	r3, [pc, #64]	@ (80026f4 <vPortEnterCritical+0x5c>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	3301      	adds	r3, #1
 80026b8:	4a0e      	ldr	r2, [pc, #56]	@ (80026f4 <vPortEnterCritical+0x5c>)
 80026ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80026bc:	4b0d      	ldr	r3, [pc, #52]	@ (80026f4 <vPortEnterCritical+0x5c>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d110      	bne.n	80026e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80026c4:	4b0c      	ldr	r3, [pc, #48]	@ (80026f8 <vPortEnterCritical+0x60>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d00b      	beq.n	80026e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80026ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80026d2:	f383 8811 	msr	BASEPRI, r3
 80026d6:	f3bf 8f6f 	isb	sy
 80026da:	f3bf 8f4f 	dsb	sy
 80026de:	603b      	str	r3, [r7, #0]
}
 80026e0:	bf00      	nop
 80026e2:	bf00      	nop
 80026e4:	e7fd      	b.n	80026e2 <vPortEnterCritical+0x4a>
	}
}
 80026e6:	bf00      	nop
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	20000008 	.word	0x20000008
 80026f8:	e000ed04 	.word	0xe000ed04

080026fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8002702:	4b12      	ldr	r3, [pc, #72]	@ (800274c <vPortExitCritical+0x50>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d10b      	bne.n	8002722 <vPortExitCritical+0x26>
	__asm volatile
 800270a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800270e:	f383 8811 	msr	BASEPRI, r3
 8002712:	f3bf 8f6f 	isb	sy
 8002716:	f3bf 8f4f 	dsb	sy
 800271a:	607b      	str	r3, [r7, #4]
}
 800271c:	bf00      	nop
 800271e:	bf00      	nop
 8002720:	e7fd      	b.n	800271e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8002722:	4b0a      	ldr	r3, [pc, #40]	@ (800274c <vPortExitCritical+0x50>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	3b01      	subs	r3, #1
 8002728:	4a08      	ldr	r2, [pc, #32]	@ (800274c <vPortExitCritical+0x50>)
 800272a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800272c:	4b07      	ldr	r3, [pc, #28]	@ (800274c <vPortExitCritical+0x50>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d105      	bne.n	8002740 <vPortExitCritical+0x44>
 8002734:	2300      	movs	r3, #0
 8002736:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800273e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8002740:	bf00      	nop
 8002742:	370c      	adds	r7, #12
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr
 800274c:	20000008 	.word	0x20000008

08002750 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002750:	f3ef 8009 	mrs	r0, PSP
 8002754:	f3bf 8f6f 	isb	sy
 8002758:	4b15      	ldr	r3, [pc, #84]	@ (80027b0 <pxCurrentTCBConst>)
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	f01e 0f10 	tst.w	lr, #16
 8002760:	bf08      	it	eq
 8002762:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002766:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800276a:	6010      	str	r0, [r2, #0]
 800276c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002770:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8002774:	f380 8811 	msr	BASEPRI, r0
 8002778:	f3bf 8f4f 	dsb	sy
 800277c:	f3bf 8f6f 	isb	sy
 8002780:	f7ff fb08 	bl	8001d94 <vTaskSwitchContext>
 8002784:	f04f 0000 	mov.w	r0, #0
 8002788:	f380 8811 	msr	BASEPRI, r0
 800278c:	bc09      	pop	{r0, r3}
 800278e:	6819      	ldr	r1, [r3, #0]
 8002790:	6808      	ldr	r0, [r1, #0]
 8002792:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002796:	f01e 0f10 	tst.w	lr, #16
 800279a:	bf08      	it	eq
 800279c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80027a0:	f380 8809 	msr	PSP, r0
 80027a4:	f3bf 8f6f 	isb	sy
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	f3af 8000 	nop.w

080027b0 <pxCurrentTCBConst>:
 80027b0:	200002d8 	.word	0x200002d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80027b4:	bf00      	nop
 80027b6:	bf00      	nop

080027b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
	__asm volatile
 80027be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027c2:	f383 8811 	msr	BASEPRI, r3
 80027c6:	f3bf 8f6f 	isb	sy
 80027ca:	f3bf 8f4f 	dsb	sy
 80027ce:	607b      	str	r3, [r7, #4]
}
 80027d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80027d2:	f7ff fa25 	bl	8001c20 <xTaskIncrementTick>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d003      	beq.n	80027e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80027dc:	4b06      	ldr	r3, [pc, #24]	@ (80027f8 <xPortSysTickHandler+0x40>)
 80027de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	2300      	movs	r3, #0
 80027e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	f383 8811 	msr	BASEPRI, r3
}
 80027ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80027f0:	bf00      	nop
 80027f2:	3708      	adds	r7, #8
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	e000ed04 	.word	0xe000ed04

080027fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002800:	4b0b      	ldr	r3, [pc, #44]	@ (8002830 <vPortSetupTimerInterrupt+0x34>)
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002806:	4b0b      	ldr	r3, [pc, #44]	@ (8002834 <vPortSetupTimerInterrupt+0x38>)
 8002808:	2200      	movs	r2, #0
 800280a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800280c:	4b0a      	ldr	r3, [pc, #40]	@ (8002838 <vPortSetupTimerInterrupt+0x3c>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a0a      	ldr	r2, [pc, #40]	@ (800283c <vPortSetupTimerInterrupt+0x40>)
 8002812:	fba2 2303 	umull	r2, r3, r2, r3
 8002816:	099b      	lsrs	r3, r3, #6
 8002818:	4a09      	ldr	r2, [pc, #36]	@ (8002840 <vPortSetupTimerInterrupt+0x44>)
 800281a:	3b01      	subs	r3, #1
 800281c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800281e:	4b04      	ldr	r3, [pc, #16]	@ (8002830 <vPortSetupTimerInterrupt+0x34>)
 8002820:	2207      	movs	r2, #7
 8002822:	601a      	str	r2, [r3, #0]
}
 8002824:	bf00      	nop
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	e000e010 	.word	0xe000e010
 8002834:	e000e018 	.word	0xe000e018
 8002838:	20000000 	.word	0x20000000
 800283c:	10624dd3 	.word	0x10624dd3
 8002840:	e000e014 	.word	0xe000e014

08002844 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8002844:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8002854 <vPortEnableVFP+0x10>
 8002848:	6801      	ldr	r1, [r0, #0]
 800284a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800284e:	6001      	str	r1, [r0, #0]
 8002850:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8002852:	bf00      	nop
 8002854:	e000ed88 	.word	0xe000ed88

08002858 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b08a      	sub	sp, #40	@ 0x28
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002860:	2300      	movs	r3, #0
 8002862:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8002864:	f7ff f930 	bl	8001ac8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002868:	4b5c      	ldr	r3, [pc, #368]	@ (80029dc <pvPortMalloc+0x184>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d101      	bne.n	8002874 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002870:	f000 f924 	bl	8002abc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002874:	4b5a      	ldr	r3, [pc, #360]	@ (80029e0 <pvPortMalloc+0x188>)
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	4013      	ands	r3, r2
 800287c:	2b00      	cmp	r3, #0
 800287e:	f040 8095 	bne.w	80029ac <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d01e      	beq.n	80028c6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8002888:	2208      	movs	r2, #8
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4413      	add	r3, r2
 800288e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f003 0307 	and.w	r3, r3, #7
 8002896:	2b00      	cmp	r3, #0
 8002898:	d015      	beq.n	80028c6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	f023 0307 	bic.w	r3, r3, #7
 80028a0:	3308      	adds	r3, #8
 80028a2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	f003 0307 	and.w	r3, r3, #7
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00b      	beq.n	80028c6 <pvPortMalloc+0x6e>
	__asm volatile
 80028ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028b2:	f383 8811 	msr	BASEPRI, r3
 80028b6:	f3bf 8f6f 	isb	sy
 80028ba:	f3bf 8f4f 	dsb	sy
 80028be:	617b      	str	r3, [r7, #20]
}
 80028c0:	bf00      	nop
 80028c2:	bf00      	nop
 80028c4:	e7fd      	b.n	80028c2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d06f      	beq.n	80029ac <pvPortMalloc+0x154>
 80028cc:	4b45      	ldr	r3, [pc, #276]	@ (80029e4 <pvPortMalloc+0x18c>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d86a      	bhi.n	80029ac <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80028d6:	4b44      	ldr	r3, [pc, #272]	@ (80029e8 <pvPortMalloc+0x190>)
 80028d8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80028da:	4b43      	ldr	r3, [pc, #268]	@ (80029e8 <pvPortMalloc+0x190>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80028e0:	e004      	b.n	80028ec <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80028e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80028e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80028ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	429a      	cmp	r2, r3
 80028f4:	d903      	bls.n	80028fe <pvPortMalloc+0xa6>
 80028f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1f1      	bne.n	80028e2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80028fe:	4b37      	ldr	r3, [pc, #220]	@ (80029dc <pvPortMalloc+0x184>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002904:	429a      	cmp	r2, r3
 8002906:	d051      	beq.n	80029ac <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8002908:	6a3b      	ldr	r3, [r7, #32]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2208      	movs	r2, #8
 800290e:	4413      	add	r3, r2
 8002910:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8002912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	6a3b      	ldr	r3, [r7, #32]
 8002918:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800291a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291c:	685a      	ldr	r2, [r3, #4]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	1ad2      	subs	r2, r2, r3
 8002922:	2308      	movs	r3, #8
 8002924:	005b      	lsls	r3, r3, #1
 8002926:	429a      	cmp	r2, r3
 8002928:	d920      	bls.n	800296c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800292a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	4413      	add	r3, r2
 8002930:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	f003 0307 	and.w	r3, r3, #7
 8002938:	2b00      	cmp	r3, #0
 800293a:	d00b      	beq.n	8002954 <pvPortMalloc+0xfc>
	__asm volatile
 800293c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002940:	f383 8811 	msr	BASEPRI, r3
 8002944:	f3bf 8f6f 	isb	sy
 8002948:	f3bf 8f4f 	dsb	sy
 800294c:	613b      	str	r3, [r7, #16]
}
 800294e:	bf00      	nop
 8002950:	bf00      	nop
 8002952:	e7fd      	b.n	8002950 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	1ad2      	subs	r2, r2, r3
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8002960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002962:	687a      	ldr	r2, [r7, #4]
 8002964:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002966:	69b8      	ldr	r0, [r7, #24]
 8002968:	f000 f90a 	bl	8002b80 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800296c:	4b1d      	ldr	r3, [pc, #116]	@ (80029e4 <pvPortMalloc+0x18c>)
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	4a1b      	ldr	r2, [pc, #108]	@ (80029e4 <pvPortMalloc+0x18c>)
 8002978:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800297a:	4b1a      	ldr	r3, [pc, #104]	@ (80029e4 <pvPortMalloc+0x18c>)
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	4b1b      	ldr	r3, [pc, #108]	@ (80029ec <pvPortMalloc+0x194>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	429a      	cmp	r2, r3
 8002984:	d203      	bcs.n	800298e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002986:	4b17      	ldr	r3, [pc, #92]	@ (80029e4 <pvPortMalloc+0x18c>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a18      	ldr	r2, [pc, #96]	@ (80029ec <pvPortMalloc+0x194>)
 800298c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800298e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	4b13      	ldr	r3, [pc, #76]	@ (80029e0 <pvPortMalloc+0x188>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	431a      	orrs	r2, r3
 8002998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800299a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800299c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800299e:	2200      	movs	r2, #0
 80029a0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80029a2:	4b13      	ldr	r3, [pc, #76]	@ (80029f0 <pvPortMalloc+0x198>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	3301      	adds	r3, #1
 80029a8:	4a11      	ldr	r2, [pc, #68]	@ (80029f0 <pvPortMalloc+0x198>)
 80029aa:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80029ac:	f7ff f89a 	bl	8001ae4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80029b0:	69fb      	ldr	r3, [r7, #28]
 80029b2:	f003 0307 	and.w	r3, r3, #7
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d00b      	beq.n	80029d2 <pvPortMalloc+0x17a>
	__asm volatile
 80029ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029be:	f383 8811 	msr	BASEPRI, r3
 80029c2:	f3bf 8f6f 	isb	sy
 80029c6:	f3bf 8f4f 	dsb	sy
 80029ca:	60fb      	str	r3, [r7, #12]
}
 80029cc:	bf00      	nop
 80029ce:	bf00      	nop
 80029d0:	e7fd      	b.n	80029ce <pvPortMalloc+0x176>
	return pvReturn;
 80029d2:	69fb      	ldr	r3, [r7, #28]
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	3728      	adds	r7, #40	@ 0x28
 80029d8:	46bd      	mov	sp, r7
 80029da:	bd80      	pop	{r7, pc}
 80029dc:	20000fcc 	.word	0x20000fcc
 80029e0:	20000fe0 	.word	0x20000fe0
 80029e4:	20000fd0 	.word	0x20000fd0
 80029e8:	20000fc4 	.word	0x20000fc4
 80029ec:	20000fd4 	.word	0x20000fd4
 80029f0:	20000fd8 	.word	0x20000fd8

080029f4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b086      	sub	sp, #24
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d04f      	beq.n	8002aa6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8002a06:	2308      	movs	r3, #8
 8002a08:	425b      	negs	r3, r3
 8002a0a:	697a      	ldr	r2, [r7, #20]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	685a      	ldr	r2, [r3, #4]
 8002a18:	4b25      	ldr	r3, [pc, #148]	@ (8002ab0 <vPortFree+0xbc>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d10b      	bne.n	8002a3a <vPortFree+0x46>
	__asm volatile
 8002a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a26:	f383 8811 	msr	BASEPRI, r3
 8002a2a:	f3bf 8f6f 	isb	sy
 8002a2e:	f3bf 8f4f 	dsb	sy
 8002a32:	60fb      	str	r3, [r7, #12]
}
 8002a34:	bf00      	nop
 8002a36:	bf00      	nop
 8002a38:	e7fd      	b.n	8002a36 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d00b      	beq.n	8002a5a <vPortFree+0x66>
	__asm volatile
 8002a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a46:	f383 8811 	msr	BASEPRI, r3
 8002a4a:	f3bf 8f6f 	isb	sy
 8002a4e:	f3bf 8f4f 	dsb	sy
 8002a52:	60bb      	str	r3, [r7, #8]
}
 8002a54:	bf00      	nop
 8002a56:	bf00      	nop
 8002a58:	e7fd      	b.n	8002a56 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	685a      	ldr	r2, [r3, #4]
 8002a5e:	4b14      	ldr	r3, [pc, #80]	@ (8002ab0 <vPortFree+0xbc>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4013      	ands	r3, r2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d01e      	beq.n	8002aa6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8002a68:	693b      	ldr	r3, [r7, #16]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d11a      	bne.n	8002aa6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	685a      	ldr	r2, [r3, #4]
 8002a74:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab0 <vPortFree+0xbc>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	43db      	mvns	r3, r3
 8002a7a:	401a      	ands	r2, r3
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8002a80:	f7ff f822 	bl	8001ac8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	685a      	ldr	r2, [r3, #4]
 8002a88:	4b0a      	ldr	r3, [pc, #40]	@ (8002ab4 <vPortFree+0xc0>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4413      	add	r3, r2
 8002a8e:	4a09      	ldr	r2, [pc, #36]	@ (8002ab4 <vPortFree+0xc0>)
 8002a90:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002a92:	6938      	ldr	r0, [r7, #16]
 8002a94:	f000 f874 	bl	8002b80 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002a98:	4b07      	ldr	r3, [pc, #28]	@ (8002ab8 <vPortFree+0xc4>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	4a06      	ldr	r2, [pc, #24]	@ (8002ab8 <vPortFree+0xc4>)
 8002aa0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8002aa2:	f7ff f81f 	bl	8001ae4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002aa6:	bf00      	nop
 8002aa8:	3718      	adds	r7, #24
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	20000fe0 	.word	0x20000fe0
 8002ab4:	20000fd0 	.word	0x20000fd0
 8002ab8:	20000fdc 	.word	0x20000fdc

08002abc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002ac2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8002ac6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002ac8:	4b27      	ldr	r3, [pc, #156]	@ (8002b68 <prvHeapInit+0xac>)
 8002aca:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f003 0307 	and.w	r3, r3, #7
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d00c      	beq.n	8002af0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	3307      	adds	r3, #7
 8002ada:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f023 0307 	bic.w	r3, r3, #7
 8002ae2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002ae4:	68ba      	ldr	r2, [r7, #8]
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	4a1f      	ldr	r2, [pc, #124]	@ (8002b68 <prvHeapInit+0xac>)
 8002aec:	4413      	add	r3, r2
 8002aee:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002af4:	4a1d      	ldr	r2, [pc, #116]	@ (8002b6c <prvHeapInit+0xb0>)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002afa:	4b1c      	ldr	r3, [pc, #112]	@ (8002b6c <prvHeapInit+0xb0>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	68ba      	ldr	r2, [r7, #8]
 8002b04:	4413      	add	r3, r2
 8002b06:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002b08:	2208      	movs	r2, #8
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	1a9b      	subs	r3, r3, r2
 8002b0e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f023 0307 	bic.w	r3, r3, #7
 8002b16:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	4a15      	ldr	r2, [pc, #84]	@ (8002b70 <prvHeapInit+0xb4>)
 8002b1c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002b1e:	4b14      	ldr	r3, [pc, #80]	@ (8002b70 <prvHeapInit+0xb4>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2200      	movs	r2, #0
 8002b24:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002b26:	4b12      	ldr	r3, [pc, #72]	@ (8002b70 <prvHeapInit+0xb4>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	68fa      	ldr	r2, [r7, #12]
 8002b36:	1ad2      	subs	r2, r2, r3
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8002b70 <prvHeapInit+0xb4>)
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	4a0a      	ldr	r2, [pc, #40]	@ (8002b74 <prvHeapInit+0xb8>)
 8002b4a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	4a09      	ldr	r2, [pc, #36]	@ (8002b78 <prvHeapInit+0xbc>)
 8002b52:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002b54:	4b09      	ldr	r3, [pc, #36]	@ (8002b7c <prvHeapInit+0xc0>)
 8002b56:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002b5a:	601a      	str	r2, [r3, #0]
}
 8002b5c:	bf00      	nop
 8002b5e:	3714      	adds	r7, #20
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr
 8002b68:	2000040c 	.word	0x2000040c
 8002b6c:	20000fc4 	.word	0x20000fc4
 8002b70:	20000fcc 	.word	0x20000fcc
 8002b74:	20000fd4 	.word	0x20000fd4
 8002b78:	20000fd0 	.word	0x20000fd0
 8002b7c:	20000fe0 	.word	0x20000fe0

08002b80 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002b80:	b480      	push	{r7}
 8002b82:	b085      	sub	sp, #20
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002b88:	4b28      	ldr	r3, [pc, #160]	@ (8002c2c <prvInsertBlockIntoFreeList+0xac>)
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	e002      	b.n	8002b94 <prvInsertBlockIntoFreeList+0x14>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	60fb      	str	r3, [r7, #12]
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d8f7      	bhi.n	8002b8e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	68ba      	ldr	r2, [r7, #8]
 8002ba8:	4413      	add	r3, r2
 8002baa:	687a      	ldr	r2, [r7, #4]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d108      	bne.n	8002bc2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	685a      	ldr	r2, [r3, #4]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	441a      	add	r2, r3
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	685b      	ldr	r3, [r3, #4]
 8002bca:	68ba      	ldr	r2, [r7, #8]
 8002bcc:	441a      	add	r2, r3
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	429a      	cmp	r2, r3
 8002bd4:	d118      	bne.n	8002c08 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	4b15      	ldr	r3, [pc, #84]	@ (8002c30 <prvInsertBlockIntoFreeList+0xb0>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d00d      	beq.n	8002bfe <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685a      	ldr	r2, [r3, #4]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	441a      	add	r2, r3
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	601a      	str	r2, [r3, #0]
 8002bfc:	e008      	b.n	8002c10 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002bfe:	4b0c      	ldr	r3, [pc, #48]	@ (8002c30 <prvInsertBlockIntoFreeList+0xb0>)
 8002c00:	681a      	ldr	r2, [r3, #0]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	601a      	str	r2, [r3, #0]
 8002c06:	e003      	b.n	8002c10 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002c10:	68fa      	ldr	r2, [r7, #12]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d002      	beq.n	8002c1e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002c1e:	bf00      	nop
 8002c20:	3714      	adds	r7, #20
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	20000fc4 	.word	0x20000fc4
 8002c30:	20000fcc 	.word	0x20000fcc

08002c34 <siprintf>:
 8002c34:	b40e      	push	{r1, r2, r3}
 8002c36:	b510      	push	{r4, lr}
 8002c38:	b09d      	sub	sp, #116	@ 0x74
 8002c3a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002c3c:	9002      	str	r0, [sp, #8]
 8002c3e:	9006      	str	r0, [sp, #24]
 8002c40:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8002c44:	480a      	ldr	r0, [pc, #40]	@ (8002c70 <siprintf+0x3c>)
 8002c46:	9107      	str	r1, [sp, #28]
 8002c48:	9104      	str	r1, [sp, #16]
 8002c4a:	490a      	ldr	r1, [pc, #40]	@ (8002c74 <siprintf+0x40>)
 8002c4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8002c50:	9105      	str	r1, [sp, #20]
 8002c52:	2400      	movs	r4, #0
 8002c54:	a902      	add	r1, sp, #8
 8002c56:	6800      	ldr	r0, [r0, #0]
 8002c58:	9301      	str	r3, [sp, #4]
 8002c5a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8002c5c:	f000 f8a2 	bl	8002da4 <_svfiprintf_r>
 8002c60:	9b02      	ldr	r3, [sp, #8]
 8002c62:	701c      	strb	r4, [r3, #0]
 8002c64:	b01d      	add	sp, #116	@ 0x74
 8002c66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c6a:	b003      	add	sp, #12
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	2000000c 	.word	0x2000000c
 8002c74:	ffff0208 	.word	0xffff0208

08002c78 <__errno>:
 8002c78:	4b01      	ldr	r3, [pc, #4]	@ (8002c80 <__errno+0x8>)
 8002c7a:	6818      	ldr	r0, [r3, #0]
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	2000000c 	.word	0x2000000c

08002c84 <__libc_init_array>:
 8002c84:	b570      	push	{r4, r5, r6, lr}
 8002c86:	4d0d      	ldr	r5, [pc, #52]	@ (8002cbc <__libc_init_array+0x38>)
 8002c88:	4c0d      	ldr	r4, [pc, #52]	@ (8002cc0 <__libc_init_array+0x3c>)
 8002c8a:	1b64      	subs	r4, r4, r5
 8002c8c:	10a4      	asrs	r4, r4, #2
 8002c8e:	2600      	movs	r6, #0
 8002c90:	42a6      	cmp	r6, r4
 8002c92:	d109      	bne.n	8002ca8 <__libc_init_array+0x24>
 8002c94:	4d0b      	ldr	r5, [pc, #44]	@ (8002cc4 <__libc_init_array+0x40>)
 8002c96:	4c0c      	ldr	r4, [pc, #48]	@ (8002cc8 <__libc_init_array+0x44>)
 8002c98:	f000 fc64 	bl	8003564 <_init>
 8002c9c:	1b64      	subs	r4, r4, r5
 8002c9e:	10a4      	asrs	r4, r4, #2
 8002ca0:	2600      	movs	r6, #0
 8002ca2:	42a6      	cmp	r6, r4
 8002ca4:	d105      	bne.n	8002cb2 <__libc_init_array+0x2e>
 8002ca6:	bd70      	pop	{r4, r5, r6, pc}
 8002ca8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cac:	4798      	blx	r3
 8002cae:	3601      	adds	r6, #1
 8002cb0:	e7ee      	b.n	8002c90 <__libc_init_array+0xc>
 8002cb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cb6:	4798      	blx	r3
 8002cb8:	3601      	adds	r6, #1
 8002cba:	e7f2      	b.n	8002ca2 <__libc_init_array+0x1e>
 8002cbc:	080035f0 	.word	0x080035f0
 8002cc0:	080035f0 	.word	0x080035f0
 8002cc4:	080035f0 	.word	0x080035f0
 8002cc8:	080035f4 	.word	0x080035f4

08002ccc <__retarget_lock_acquire_recursive>:
 8002ccc:	4770      	bx	lr

08002cce <__retarget_lock_release_recursive>:
 8002cce:	4770      	bx	lr

08002cd0 <memcpy>:
 8002cd0:	440a      	add	r2, r1
 8002cd2:	4291      	cmp	r1, r2
 8002cd4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8002cd8:	d100      	bne.n	8002cdc <memcpy+0xc>
 8002cda:	4770      	bx	lr
 8002cdc:	b510      	push	{r4, lr}
 8002cde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002ce2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ce6:	4291      	cmp	r1, r2
 8002ce8:	d1f9      	bne.n	8002cde <memcpy+0xe>
 8002cea:	bd10      	pop	{r4, pc}

08002cec <__ssputs_r>:
 8002cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002cf0:	688e      	ldr	r6, [r1, #8]
 8002cf2:	461f      	mov	r7, r3
 8002cf4:	42be      	cmp	r6, r7
 8002cf6:	680b      	ldr	r3, [r1, #0]
 8002cf8:	4682      	mov	sl, r0
 8002cfa:	460c      	mov	r4, r1
 8002cfc:	4690      	mov	r8, r2
 8002cfe:	d82d      	bhi.n	8002d5c <__ssputs_r+0x70>
 8002d00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002d04:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002d08:	d026      	beq.n	8002d58 <__ssputs_r+0x6c>
 8002d0a:	6965      	ldr	r5, [r4, #20]
 8002d0c:	6909      	ldr	r1, [r1, #16]
 8002d0e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002d12:	eba3 0901 	sub.w	r9, r3, r1
 8002d16:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002d1a:	1c7b      	adds	r3, r7, #1
 8002d1c:	444b      	add	r3, r9
 8002d1e:	106d      	asrs	r5, r5, #1
 8002d20:	429d      	cmp	r5, r3
 8002d22:	bf38      	it	cc
 8002d24:	461d      	movcc	r5, r3
 8002d26:	0553      	lsls	r3, r2, #21
 8002d28:	d527      	bpl.n	8002d7a <__ssputs_r+0x8e>
 8002d2a:	4629      	mov	r1, r5
 8002d2c:	f000 f958 	bl	8002fe0 <_malloc_r>
 8002d30:	4606      	mov	r6, r0
 8002d32:	b360      	cbz	r0, 8002d8e <__ssputs_r+0xa2>
 8002d34:	6921      	ldr	r1, [r4, #16]
 8002d36:	464a      	mov	r2, r9
 8002d38:	f7ff ffca 	bl	8002cd0 <memcpy>
 8002d3c:	89a3      	ldrh	r3, [r4, #12]
 8002d3e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002d42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d46:	81a3      	strh	r3, [r4, #12]
 8002d48:	6126      	str	r6, [r4, #16]
 8002d4a:	6165      	str	r5, [r4, #20]
 8002d4c:	444e      	add	r6, r9
 8002d4e:	eba5 0509 	sub.w	r5, r5, r9
 8002d52:	6026      	str	r6, [r4, #0]
 8002d54:	60a5      	str	r5, [r4, #8]
 8002d56:	463e      	mov	r6, r7
 8002d58:	42be      	cmp	r6, r7
 8002d5a:	d900      	bls.n	8002d5e <__ssputs_r+0x72>
 8002d5c:	463e      	mov	r6, r7
 8002d5e:	6820      	ldr	r0, [r4, #0]
 8002d60:	4632      	mov	r2, r6
 8002d62:	4641      	mov	r1, r8
 8002d64:	f000 fb82 	bl	800346c <memmove>
 8002d68:	68a3      	ldr	r3, [r4, #8]
 8002d6a:	1b9b      	subs	r3, r3, r6
 8002d6c:	60a3      	str	r3, [r4, #8]
 8002d6e:	6823      	ldr	r3, [r4, #0]
 8002d70:	4433      	add	r3, r6
 8002d72:	6023      	str	r3, [r4, #0]
 8002d74:	2000      	movs	r0, #0
 8002d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d7a:	462a      	mov	r2, r5
 8002d7c:	f000 fb48 	bl	8003410 <_realloc_r>
 8002d80:	4606      	mov	r6, r0
 8002d82:	2800      	cmp	r0, #0
 8002d84:	d1e0      	bne.n	8002d48 <__ssputs_r+0x5c>
 8002d86:	6921      	ldr	r1, [r4, #16]
 8002d88:	4650      	mov	r0, sl
 8002d8a:	f000 fb99 	bl	80034c0 <_free_r>
 8002d8e:	230c      	movs	r3, #12
 8002d90:	f8ca 3000 	str.w	r3, [sl]
 8002d94:	89a3      	ldrh	r3, [r4, #12]
 8002d96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002d9a:	81a3      	strh	r3, [r4, #12]
 8002d9c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002da0:	e7e9      	b.n	8002d76 <__ssputs_r+0x8a>
	...

08002da4 <_svfiprintf_r>:
 8002da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002da8:	4698      	mov	r8, r3
 8002daa:	898b      	ldrh	r3, [r1, #12]
 8002dac:	061b      	lsls	r3, r3, #24
 8002dae:	b09d      	sub	sp, #116	@ 0x74
 8002db0:	4607      	mov	r7, r0
 8002db2:	460d      	mov	r5, r1
 8002db4:	4614      	mov	r4, r2
 8002db6:	d510      	bpl.n	8002dda <_svfiprintf_r+0x36>
 8002db8:	690b      	ldr	r3, [r1, #16]
 8002dba:	b973      	cbnz	r3, 8002dda <_svfiprintf_r+0x36>
 8002dbc:	2140      	movs	r1, #64	@ 0x40
 8002dbe:	f000 f90f 	bl	8002fe0 <_malloc_r>
 8002dc2:	6028      	str	r0, [r5, #0]
 8002dc4:	6128      	str	r0, [r5, #16]
 8002dc6:	b930      	cbnz	r0, 8002dd6 <_svfiprintf_r+0x32>
 8002dc8:	230c      	movs	r3, #12
 8002dca:	603b      	str	r3, [r7, #0]
 8002dcc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002dd0:	b01d      	add	sp, #116	@ 0x74
 8002dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dd6:	2340      	movs	r3, #64	@ 0x40
 8002dd8:	616b      	str	r3, [r5, #20]
 8002dda:	2300      	movs	r3, #0
 8002ddc:	9309      	str	r3, [sp, #36]	@ 0x24
 8002dde:	2320      	movs	r3, #32
 8002de0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002de4:	f8cd 800c 	str.w	r8, [sp, #12]
 8002de8:	2330      	movs	r3, #48	@ 0x30
 8002dea:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002f88 <_svfiprintf_r+0x1e4>
 8002dee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002df2:	f04f 0901 	mov.w	r9, #1
 8002df6:	4623      	mov	r3, r4
 8002df8:	469a      	mov	sl, r3
 8002dfa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002dfe:	b10a      	cbz	r2, 8002e04 <_svfiprintf_r+0x60>
 8002e00:	2a25      	cmp	r2, #37	@ 0x25
 8002e02:	d1f9      	bne.n	8002df8 <_svfiprintf_r+0x54>
 8002e04:	ebba 0b04 	subs.w	fp, sl, r4
 8002e08:	d00b      	beq.n	8002e22 <_svfiprintf_r+0x7e>
 8002e0a:	465b      	mov	r3, fp
 8002e0c:	4622      	mov	r2, r4
 8002e0e:	4629      	mov	r1, r5
 8002e10:	4638      	mov	r0, r7
 8002e12:	f7ff ff6b 	bl	8002cec <__ssputs_r>
 8002e16:	3001      	adds	r0, #1
 8002e18:	f000 80a7 	beq.w	8002f6a <_svfiprintf_r+0x1c6>
 8002e1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002e1e:	445a      	add	r2, fp
 8002e20:	9209      	str	r2, [sp, #36]	@ 0x24
 8002e22:	f89a 3000 	ldrb.w	r3, [sl]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	f000 809f 	beq.w	8002f6a <_svfiprintf_r+0x1c6>
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002e32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002e36:	f10a 0a01 	add.w	sl, sl, #1
 8002e3a:	9304      	str	r3, [sp, #16]
 8002e3c:	9307      	str	r3, [sp, #28]
 8002e3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002e42:	931a      	str	r3, [sp, #104]	@ 0x68
 8002e44:	4654      	mov	r4, sl
 8002e46:	2205      	movs	r2, #5
 8002e48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e4c:	484e      	ldr	r0, [pc, #312]	@ (8002f88 <_svfiprintf_r+0x1e4>)
 8002e4e:	f7fd f9bf 	bl	80001d0 <memchr>
 8002e52:	9a04      	ldr	r2, [sp, #16]
 8002e54:	b9d8      	cbnz	r0, 8002e8e <_svfiprintf_r+0xea>
 8002e56:	06d0      	lsls	r0, r2, #27
 8002e58:	bf44      	itt	mi
 8002e5a:	2320      	movmi	r3, #32
 8002e5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002e60:	0711      	lsls	r1, r2, #28
 8002e62:	bf44      	itt	mi
 8002e64:	232b      	movmi	r3, #43	@ 0x2b
 8002e66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002e6a:	f89a 3000 	ldrb.w	r3, [sl]
 8002e6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002e70:	d015      	beq.n	8002e9e <_svfiprintf_r+0xfa>
 8002e72:	9a07      	ldr	r2, [sp, #28]
 8002e74:	4654      	mov	r4, sl
 8002e76:	2000      	movs	r0, #0
 8002e78:	f04f 0c0a 	mov.w	ip, #10
 8002e7c:	4621      	mov	r1, r4
 8002e7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002e82:	3b30      	subs	r3, #48	@ 0x30
 8002e84:	2b09      	cmp	r3, #9
 8002e86:	d94b      	bls.n	8002f20 <_svfiprintf_r+0x17c>
 8002e88:	b1b0      	cbz	r0, 8002eb8 <_svfiprintf_r+0x114>
 8002e8a:	9207      	str	r2, [sp, #28]
 8002e8c:	e014      	b.n	8002eb8 <_svfiprintf_r+0x114>
 8002e8e:	eba0 0308 	sub.w	r3, r0, r8
 8002e92:	fa09 f303 	lsl.w	r3, r9, r3
 8002e96:	4313      	orrs	r3, r2
 8002e98:	9304      	str	r3, [sp, #16]
 8002e9a:	46a2      	mov	sl, r4
 8002e9c:	e7d2      	b.n	8002e44 <_svfiprintf_r+0xa0>
 8002e9e:	9b03      	ldr	r3, [sp, #12]
 8002ea0:	1d19      	adds	r1, r3, #4
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	9103      	str	r1, [sp, #12]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	bfbb      	ittet	lt
 8002eaa:	425b      	neglt	r3, r3
 8002eac:	f042 0202 	orrlt.w	r2, r2, #2
 8002eb0:	9307      	strge	r3, [sp, #28]
 8002eb2:	9307      	strlt	r3, [sp, #28]
 8002eb4:	bfb8      	it	lt
 8002eb6:	9204      	strlt	r2, [sp, #16]
 8002eb8:	7823      	ldrb	r3, [r4, #0]
 8002eba:	2b2e      	cmp	r3, #46	@ 0x2e
 8002ebc:	d10a      	bne.n	8002ed4 <_svfiprintf_r+0x130>
 8002ebe:	7863      	ldrb	r3, [r4, #1]
 8002ec0:	2b2a      	cmp	r3, #42	@ 0x2a
 8002ec2:	d132      	bne.n	8002f2a <_svfiprintf_r+0x186>
 8002ec4:	9b03      	ldr	r3, [sp, #12]
 8002ec6:	1d1a      	adds	r2, r3, #4
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	9203      	str	r2, [sp, #12]
 8002ecc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002ed0:	3402      	adds	r4, #2
 8002ed2:	9305      	str	r3, [sp, #20]
 8002ed4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002f98 <_svfiprintf_r+0x1f4>
 8002ed8:	7821      	ldrb	r1, [r4, #0]
 8002eda:	2203      	movs	r2, #3
 8002edc:	4650      	mov	r0, sl
 8002ede:	f7fd f977 	bl	80001d0 <memchr>
 8002ee2:	b138      	cbz	r0, 8002ef4 <_svfiprintf_r+0x150>
 8002ee4:	9b04      	ldr	r3, [sp, #16]
 8002ee6:	eba0 000a 	sub.w	r0, r0, sl
 8002eea:	2240      	movs	r2, #64	@ 0x40
 8002eec:	4082      	lsls	r2, r0
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	3401      	adds	r4, #1
 8002ef2:	9304      	str	r3, [sp, #16]
 8002ef4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ef8:	4824      	ldr	r0, [pc, #144]	@ (8002f8c <_svfiprintf_r+0x1e8>)
 8002efa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002efe:	2206      	movs	r2, #6
 8002f00:	f7fd f966 	bl	80001d0 <memchr>
 8002f04:	2800      	cmp	r0, #0
 8002f06:	d036      	beq.n	8002f76 <_svfiprintf_r+0x1d2>
 8002f08:	4b21      	ldr	r3, [pc, #132]	@ (8002f90 <_svfiprintf_r+0x1ec>)
 8002f0a:	bb1b      	cbnz	r3, 8002f54 <_svfiprintf_r+0x1b0>
 8002f0c:	9b03      	ldr	r3, [sp, #12]
 8002f0e:	3307      	adds	r3, #7
 8002f10:	f023 0307 	bic.w	r3, r3, #7
 8002f14:	3308      	adds	r3, #8
 8002f16:	9303      	str	r3, [sp, #12]
 8002f18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002f1a:	4433      	add	r3, r6
 8002f1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f1e:	e76a      	b.n	8002df6 <_svfiprintf_r+0x52>
 8002f20:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f24:	460c      	mov	r4, r1
 8002f26:	2001      	movs	r0, #1
 8002f28:	e7a8      	b.n	8002e7c <_svfiprintf_r+0xd8>
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	3401      	adds	r4, #1
 8002f2e:	9305      	str	r3, [sp, #20]
 8002f30:	4619      	mov	r1, r3
 8002f32:	f04f 0c0a 	mov.w	ip, #10
 8002f36:	4620      	mov	r0, r4
 8002f38:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002f3c:	3a30      	subs	r2, #48	@ 0x30
 8002f3e:	2a09      	cmp	r2, #9
 8002f40:	d903      	bls.n	8002f4a <_svfiprintf_r+0x1a6>
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d0c6      	beq.n	8002ed4 <_svfiprintf_r+0x130>
 8002f46:	9105      	str	r1, [sp, #20]
 8002f48:	e7c4      	b.n	8002ed4 <_svfiprintf_r+0x130>
 8002f4a:	fb0c 2101 	mla	r1, ip, r1, r2
 8002f4e:	4604      	mov	r4, r0
 8002f50:	2301      	movs	r3, #1
 8002f52:	e7f0      	b.n	8002f36 <_svfiprintf_r+0x192>
 8002f54:	ab03      	add	r3, sp, #12
 8002f56:	9300      	str	r3, [sp, #0]
 8002f58:	462a      	mov	r2, r5
 8002f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8002f94 <_svfiprintf_r+0x1f0>)
 8002f5c:	a904      	add	r1, sp, #16
 8002f5e:	4638      	mov	r0, r7
 8002f60:	f3af 8000 	nop.w
 8002f64:	1c42      	adds	r2, r0, #1
 8002f66:	4606      	mov	r6, r0
 8002f68:	d1d6      	bne.n	8002f18 <_svfiprintf_r+0x174>
 8002f6a:	89ab      	ldrh	r3, [r5, #12]
 8002f6c:	065b      	lsls	r3, r3, #25
 8002f6e:	f53f af2d 	bmi.w	8002dcc <_svfiprintf_r+0x28>
 8002f72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002f74:	e72c      	b.n	8002dd0 <_svfiprintf_r+0x2c>
 8002f76:	ab03      	add	r3, sp, #12
 8002f78:	9300      	str	r3, [sp, #0]
 8002f7a:	462a      	mov	r2, r5
 8002f7c:	4b05      	ldr	r3, [pc, #20]	@ (8002f94 <_svfiprintf_r+0x1f0>)
 8002f7e:	a904      	add	r1, sp, #16
 8002f80:	4638      	mov	r0, r7
 8002f82:	f000 f91b 	bl	80031bc <_printf_i>
 8002f86:	e7ed      	b.n	8002f64 <_svfiprintf_r+0x1c0>
 8002f88:	080035b5 	.word	0x080035b5
 8002f8c:	080035bf 	.word	0x080035bf
 8002f90:	00000000 	.word	0x00000000
 8002f94:	08002ced 	.word	0x08002ced
 8002f98:	080035bb 	.word	0x080035bb

08002f9c <sbrk_aligned>:
 8002f9c:	b570      	push	{r4, r5, r6, lr}
 8002f9e:	4e0f      	ldr	r6, [pc, #60]	@ (8002fdc <sbrk_aligned+0x40>)
 8002fa0:	460c      	mov	r4, r1
 8002fa2:	6831      	ldr	r1, [r6, #0]
 8002fa4:	4605      	mov	r5, r0
 8002fa6:	b911      	cbnz	r1, 8002fae <sbrk_aligned+0x12>
 8002fa8:	f000 fa7a 	bl	80034a0 <_sbrk_r>
 8002fac:	6030      	str	r0, [r6, #0]
 8002fae:	4621      	mov	r1, r4
 8002fb0:	4628      	mov	r0, r5
 8002fb2:	f000 fa75 	bl	80034a0 <_sbrk_r>
 8002fb6:	1c43      	adds	r3, r0, #1
 8002fb8:	d103      	bne.n	8002fc2 <sbrk_aligned+0x26>
 8002fba:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002fbe:	4620      	mov	r0, r4
 8002fc0:	bd70      	pop	{r4, r5, r6, pc}
 8002fc2:	1cc4      	adds	r4, r0, #3
 8002fc4:	f024 0403 	bic.w	r4, r4, #3
 8002fc8:	42a0      	cmp	r0, r4
 8002fca:	d0f8      	beq.n	8002fbe <sbrk_aligned+0x22>
 8002fcc:	1a21      	subs	r1, r4, r0
 8002fce:	4628      	mov	r0, r5
 8002fd0:	f000 fa66 	bl	80034a0 <_sbrk_r>
 8002fd4:	3001      	adds	r0, #1
 8002fd6:	d1f2      	bne.n	8002fbe <sbrk_aligned+0x22>
 8002fd8:	e7ef      	b.n	8002fba <sbrk_aligned+0x1e>
 8002fda:	bf00      	nop
 8002fdc:	20001120 	.word	0x20001120

08002fe0 <_malloc_r>:
 8002fe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002fe4:	1ccd      	adds	r5, r1, #3
 8002fe6:	f025 0503 	bic.w	r5, r5, #3
 8002fea:	3508      	adds	r5, #8
 8002fec:	2d0c      	cmp	r5, #12
 8002fee:	bf38      	it	cc
 8002ff0:	250c      	movcc	r5, #12
 8002ff2:	2d00      	cmp	r5, #0
 8002ff4:	4606      	mov	r6, r0
 8002ff6:	db01      	blt.n	8002ffc <_malloc_r+0x1c>
 8002ff8:	42a9      	cmp	r1, r5
 8002ffa:	d904      	bls.n	8003006 <_malloc_r+0x26>
 8002ffc:	230c      	movs	r3, #12
 8002ffe:	6033      	str	r3, [r6, #0]
 8003000:	2000      	movs	r0, #0
 8003002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003006:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80030dc <_malloc_r+0xfc>
 800300a:	f000 f9f5 	bl	80033f8 <__malloc_lock>
 800300e:	f8d8 3000 	ldr.w	r3, [r8]
 8003012:	461c      	mov	r4, r3
 8003014:	bb44      	cbnz	r4, 8003068 <_malloc_r+0x88>
 8003016:	4629      	mov	r1, r5
 8003018:	4630      	mov	r0, r6
 800301a:	f7ff ffbf 	bl	8002f9c <sbrk_aligned>
 800301e:	1c43      	adds	r3, r0, #1
 8003020:	4604      	mov	r4, r0
 8003022:	d158      	bne.n	80030d6 <_malloc_r+0xf6>
 8003024:	f8d8 4000 	ldr.w	r4, [r8]
 8003028:	4627      	mov	r7, r4
 800302a:	2f00      	cmp	r7, #0
 800302c:	d143      	bne.n	80030b6 <_malloc_r+0xd6>
 800302e:	2c00      	cmp	r4, #0
 8003030:	d04b      	beq.n	80030ca <_malloc_r+0xea>
 8003032:	6823      	ldr	r3, [r4, #0]
 8003034:	4639      	mov	r1, r7
 8003036:	4630      	mov	r0, r6
 8003038:	eb04 0903 	add.w	r9, r4, r3
 800303c:	f000 fa30 	bl	80034a0 <_sbrk_r>
 8003040:	4581      	cmp	r9, r0
 8003042:	d142      	bne.n	80030ca <_malloc_r+0xea>
 8003044:	6821      	ldr	r1, [r4, #0]
 8003046:	1a6d      	subs	r5, r5, r1
 8003048:	4629      	mov	r1, r5
 800304a:	4630      	mov	r0, r6
 800304c:	f7ff ffa6 	bl	8002f9c <sbrk_aligned>
 8003050:	3001      	adds	r0, #1
 8003052:	d03a      	beq.n	80030ca <_malloc_r+0xea>
 8003054:	6823      	ldr	r3, [r4, #0]
 8003056:	442b      	add	r3, r5
 8003058:	6023      	str	r3, [r4, #0]
 800305a:	f8d8 3000 	ldr.w	r3, [r8]
 800305e:	685a      	ldr	r2, [r3, #4]
 8003060:	bb62      	cbnz	r2, 80030bc <_malloc_r+0xdc>
 8003062:	f8c8 7000 	str.w	r7, [r8]
 8003066:	e00f      	b.n	8003088 <_malloc_r+0xa8>
 8003068:	6822      	ldr	r2, [r4, #0]
 800306a:	1b52      	subs	r2, r2, r5
 800306c:	d420      	bmi.n	80030b0 <_malloc_r+0xd0>
 800306e:	2a0b      	cmp	r2, #11
 8003070:	d917      	bls.n	80030a2 <_malloc_r+0xc2>
 8003072:	1961      	adds	r1, r4, r5
 8003074:	42a3      	cmp	r3, r4
 8003076:	6025      	str	r5, [r4, #0]
 8003078:	bf18      	it	ne
 800307a:	6059      	strne	r1, [r3, #4]
 800307c:	6863      	ldr	r3, [r4, #4]
 800307e:	bf08      	it	eq
 8003080:	f8c8 1000 	streq.w	r1, [r8]
 8003084:	5162      	str	r2, [r4, r5]
 8003086:	604b      	str	r3, [r1, #4]
 8003088:	4630      	mov	r0, r6
 800308a:	f000 f9bb 	bl	8003404 <__malloc_unlock>
 800308e:	f104 000b 	add.w	r0, r4, #11
 8003092:	1d23      	adds	r3, r4, #4
 8003094:	f020 0007 	bic.w	r0, r0, #7
 8003098:	1ac2      	subs	r2, r0, r3
 800309a:	bf1c      	itt	ne
 800309c:	1a1b      	subne	r3, r3, r0
 800309e:	50a3      	strne	r3, [r4, r2]
 80030a0:	e7af      	b.n	8003002 <_malloc_r+0x22>
 80030a2:	6862      	ldr	r2, [r4, #4]
 80030a4:	42a3      	cmp	r3, r4
 80030a6:	bf0c      	ite	eq
 80030a8:	f8c8 2000 	streq.w	r2, [r8]
 80030ac:	605a      	strne	r2, [r3, #4]
 80030ae:	e7eb      	b.n	8003088 <_malloc_r+0xa8>
 80030b0:	4623      	mov	r3, r4
 80030b2:	6864      	ldr	r4, [r4, #4]
 80030b4:	e7ae      	b.n	8003014 <_malloc_r+0x34>
 80030b6:	463c      	mov	r4, r7
 80030b8:	687f      	ldr	r7, [r7, #4]
 80030ba:	e7b6      	b.n	800302a <_malloc_r+0x4a>
 80030bc:	461a      	mov	r2, r3
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	42a3      	cmp	r3, r4
 80030c2:	d1fb      	bne.n	80030bc <_malloc_r+0xdc>
 80030c4:	2300      	movs	r3, #0
 80030c6:	6053      	str	r3, [r2, #4]
 80030c8:	e7de      	b.n	8003088 <_malloc_r+0xa8>
 80030ca:	230c      	movs	r3, #12
 80030cc:	6033      	str	r3, [r6, #0]
 80030ce:	4630      	mov	r0, r6
 80030d0:	f000 f998 	bl	8003404 <__malloc_unlock>
 80030d4:	e794      	b.n	8003000 <_malloc_r+0x20>
 80030d6:	6005      	str	r5, [r0, #0]
 80030d8:	e7d6      	b.n	8003088 <_malloc_r+0xa8>
 80030da:	bf00      	nop
 80030dc:	20001124 	.word	0x20001124

080030e0 <_printf_common>:
 80030e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030e4:	4616      	mov	r6, r2
 80030e6:	4698      	mov	r8, r3
 80030e8:	688a      	ldr	r2, [r1, #8]
 80030ea:	690b      	ldr	r3, [r1, #16]
 80030ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80030f0:	4293      	cmp	r3, r2
 80030f2:	bfb8      	it	lt
 80030f4:	4613      	movlt	r3, r2
 80030f6:	6033      	str	r3, [r6, #0]
 80030f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80030fc:	4607      	mov	r7, r0
 80030fe:	460c      	mov	r4, r1
 8003100:	b10a      	cbz	r2, 8003106 <_printf_common+0x26>
 8003102:	3301      	adds	r3, #1
 8003104:	6033      	str	r3, [r6, #0]
 8003106:	6823      	ldr	r3, [r4, #0]
 8003108:	0699      	lsls	r1, r3, #26
 800310a:	bf42      	ittt	mi
 800310c:	6833      	ldrmi	r3, [r6, #0]
 800310e:	3302      	addmi	r3, #2
 8003110:	6033      	strmi	r3, [r6, #0]
 8003112:	6825      	ldr	r5, [r4, #0]
 8003114:	f015 0506 	ands.w	r5, r5, #6
 8003118:	d106      	bne.n	8003128 <_printf_common+0x48>
 800311a:	f104 0a19 	add.w	sl, r4, #25
 800311e:	68e3      	ldr	r3, [r4, #12]
 8003120:	6832      	ldr	r2, [r6, #0]
 8003122:	1a9b      	subs	r3, r3, r2
 8003124:	42ab      	cmp	r3, r5
 8003126:	dc26      	bgt.n	8003176 <_printf_common+0x96>
 8003128:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800312c:	6822      	ldr	r2, [r4, #0]
 800312e:	3b00      	subs	r3, #0
 8003130:	bf18      	it	ne
 8003132:	2301      	movne	r3, #1
 8003134:	0692      	lsls	r2, r2, #26
 8003136:	d42b      	bmi.n	8003190 <_printf_common+0xb0>
 8003138:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800313c:	4641      	mov	r1, r8
 800313e:	4638      	mov	r0, r7
 8003140:	47c8      	blx	r9
 8003142:	3001      	adds	r0, #1
 8003144:	d01e      	beq.n	8003184 <_printf_common+0xa4>
 8003146:	6823      	ldr	r3, [r4, #0]
 8003148:	6922      	ldr	r2, [r4, #16]
 800314a:	f003 0306 	and.w	r3, r3, #6
 800314e:	2b04      	cmp	r3, #4
 8003150:	bf02      	ittt	eq
 8003152:	68e5      	ldreq	r5, [r4, #12]
 8003154:	6833      	ldreq	r3, [r6, #0]
 8003156:	1aed      	subeq	r5, r5, r3
 8003158:	68a3      	ldr	r3, [r4, #8]
 800315a:	bf0c      	ite	eq
 800315c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003160:	2500      	movne	r5, #0
 8003162:	4293      	cmp	r3, r2
 8003164:	bfc4      	itt	gt
 8003166:	1a9b      	subgt	r3, r3, r2
 8003168:	18ed      	addgt	r5, r5, r3
 800316a:	2600      	movs	r6, #0
 800316c:	341a      	adds	r4, #26
 800316e:	42b5      	cmp	r5, r6
 8003170:	d11a      	bne.n	80031a8 <_printf_common+0xc8>
 8003172:	2000      	movs	r0, #0
 8003174:	e008      	b.n	8003188 <_printf_common+0xa8>
 8003176:	2301      	movs	r3, #1
 8003178:	4652      	mov	r2, sl
 800317a:	4641      	mov	r1, r8
 800317c:	4638      	mov	r0, r7
 800317e:	47c8      	blx	r9
 8003180:	3001      	adds	r0, #1
 8003182:	d103      	bne.n	800318c <_printf_common+0xac>
 8003184:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800318c:	3501      	adds	r5, #1
 800318e:	e7c6      	b.n	800311e <_printf_common+0x3e>
 8003190:	18e1      	adds	r1, r4, r3
 8003192:	1c5a      	adds	r2, r3, #1
 8003194:	2030      	movs	r0, #48	@ 0x30
 8003196:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800319a:	4422      	add	r2, r4
 800319c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80031a0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80031a4:	3302      	adds	r3, #2
 80031a6:	e7c7      	b.n	8003138 <_printf_common+0x58>
 80031a8:	2301      	movs	r3, #1
 80031aa:	4622      	mov	r2, r4
 80031ac:	4641      	mov	r1, r8
 80031ae:	4638      	mov	r0, r7
 80031b0:	47c8      	blx	r9
 80031b2:	3001      	adds	r0, #1
 80031b4:	d0e6      	beq.n	8003184 <_printf_common+0xa4>
 80031b6:	3601      	adds	r6, #1
 80031b8:	e7d9      	b.n	800316e <_printf_common+0x8e>
	...

080031bc <_printf_i>:
 80031bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80031c0:	7e0f      	ldrb	r7, [r1, #24]
 80031c2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80031c4:	2f78      	cmp	r7, #120	@ 0x78
 80031c6:	4691      	mov	r9, r2
 80031c8:	4680      	mov	r8, r0
 80031ca:	460c      	mov	r4, r1
 80031cc:	469a      	mov	sl, r3
 80031ce:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80031d2:	d807      	bhi.n	80031e4 <_printf_i+0x28>
 80031d4:	2f62      	cmp	r7, #98	@ 0x62
 80031d6:	d80a      	bhi.n	80031ee <_printf_i+0x32>
 80031d8:	2f00      	cmp	r7, #0
 80031da:	f000 80d1 	beq.w	8003380 <_printf_i+0x1c4>
 80031de:	2f58      	cmp	r7, #88	@ 0x58
 80031e0:	f000 80b8 	beq.w	8003354 <_printf_i+0x198>
 80031e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80031e8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80031ec:	e03a      	b.n	8003264 <_printf_i+0xa8>
 80031ee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80031f2:	2b15      	cmp	r3, #21
 80031f4:	d8f6      	bhi.n	80031e4 <_printf_i+0x28>
 80031f6:	a101      	add	r1, pc, #4	@ (adr r1, 80031fc <_printf_i+0x40>)
 80031f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80031fc:	08003255 	.word	0x08003255
 8003200:	08003269 	.word	0x08003269
 8003204:	080031e5 	.word	0x080031e5
 8003208:	080031e5 	.word	0x080031e5
 800320c:	080031e5 	.word	0x080031e5
 8003210:	080031e5 	.word	0x080031e5
 8003214:	08003269 	.word	0x08003269
 8003218:	080031e5 	.word	0x080031e5
 800321c:	080031e5 	.word	0x080031e5
 8003220:	080031e5 	.word	0x080031e5
 8003224:	080031e5 	.word	0x080031e5
 8003228:	08003367 	.word	0x08003367
 800322c:	08003293 	.word	0x08003293
 8003230:	08003321 	.word	0x08003321
 8003234:	080031e5 	.word	0x080031e5
 8003238:	080031e5 	.word	0x080031e5
 800323c:	08003389 	.word	0x08003389
 8003240:	080031e5 	.word	0x080031e5
 8003244:	08003293 	.word	0x08003293
 8003248:	080031e5 	.word	0x080031e5
 800324c:	080031e5 	.word	0x080031e5
 8003250:	08003329 	.word	0x08003329
 8003254:	6833      	ldr	r3, [r6, #0]
 8003256:	1d1a      	adds	r2, r3, #4
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6032      	str	r2, [r6, #0]
 800325c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003260:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003264:	2301      	movs	r3, #1
 8003266:	e09c      	b.n	80033a2 <_printf_i+0x1e6>
 8003268:	6833      	ldr	r3, [r6, #0]
 800326a:	6820      	ldr	r0, [r4, #0]
 800326c:	1d19      	adds	r1, r3, #4
 800326e:	6031      	str	r1, [r6, #0]
 8003270:	0606      	lsls	r6, r0, #24
 8003272:	d501      	bpl.n	8003278 <_printf_i+0xbc>
 8003274:	681d      	ldr	r5, [r3, #0]
 8003276:	e003      	b.n	8003280 <_printf_i+0xc4>
 8003278:	0645      	lsls	r5, r0, #25
 800327a:	d5fb      	bpl.n	8003274 <_printf_i+0xb8>
 800327c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003280:	2d00      	cmp	r5, #0
 8003282:	da03      	bge.n	800328c <_printf_i+0xd0>
 8003284:	232d      	movs	r3, #45	@ 0x2d
 8003286:	426d      	negs	r5, r5
 8003288:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800328c:	4858      	ldr	r0, [pc, #352]	@ (80033f0 <_printf_i+0x234>)
 800328e:	230a      	movs	r3, #10
 8003290:	e011      	b.n	80032b6 <_printf_i+0xfa>
 8003292:	6821      	ldr	r1, [r4, #0]
 8003294:	6833      	ldr	r3, [r6, #0]
 8003296:	0608      	lsls	r0, r1, #24
 8003298:	f853 5b04 	ldr.w	r5, [r3], #4
 800329c:	d402      	bmi.n	80032a4 <_printf_i+0xe8>
 800329e:	0649      	lsls	r1, r1, #25
 80032a0:	bf48      	it	mi
 80032a2:	b2ad      	uxthmi	r5, r5
 80032a4:	2f6f      	cmp	r7, #111	@ 0x6f
 80032a6:	4852      	ldr	r0, [pc, #328]	@ (80033f0 <_printf_i+0x234>)
 80032a8:	6033      	str	r3, [r6, #0]
 80032aa:	bf14      	ite	ne
 80032ac:	230a      	movne	r3, #10
 80032ae:	2308      	moveq	r3, #8
 80032b0:	2100      	movs	r1, #0
 80032b2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80032b6:	6866      	ldr	r6, [r4, #4]
 80032b8:	60a6      	str	r6, [r4, #8]
 80032ba:	2e00      	cmp	r6, #0
 80032bc:	db05      	blt.n	80032ca <_printf_i+0x10e>
 80032be:	6821      	ldr	r1, [r4, #0]
 80032c0:	432e      	orrs	r6, r5
 80032c2:	f021 0104 	bic.w	r1, r1, #4
 80032c6:	6021      	str	r1, [r4, #0]
 80032c8:	d04b      	beq.n	8003362 <_printf_i+0x1a6>
 80032ca:	4616      	mov	r6, r2
 80032cc:	fbb5 f1f3 	udiv	r1, r5, r3
 80032d0:	fb03 5711 	mls	r7, r3, r1, r5
 80032d4:	5dc7      	ldrb	r7, [r0, r7]
 80032d6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80032da:	462f      	mov	r7, r5
 80032dc:	42bb      	cmp	r3, r7
 80032de:	460d      	mov	r5, r1
 80032e0:	d9f4      	bls.n	80032cc <_printf_i+0x110>
 80032e2:	2b08      	cmp	r3, #8
 80032e4:	d10b      	bne.n	80032fe <_printf_i+0x142>
 80032e6:	6823      	ldr	r3, [r4, #0]
 80032e8:	07df      	lsls	r7, r3, #31
 80032ea:	d508      	bpl.n	80032fe <_printf_i+0x142>
 80032ec:	6923      	ldr	r3, [r4, #16]
 80032ee:	6861      	ldr	r1, [r4, #4]
 80032f0:	4299      	cmp	r1, r3
 80032f2:	bfde      	ittt	le
 80032f4:	2330      	movle	r3, #48	@ 0x30
 80032f6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80032fa:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80032fe:	1b92      	subs	r2, r2, r6
 8003300:	6122      	str	r2, [r4, #16]
 8003302:	f8cd a000 	str.w	sl, [sp]
 8003306:	464b      	mov	r3, r9
 8003308:	aa03      	add	r2, sp, #12
 800330a:	4621      	mov	r1, r4
 800330c:	4640      	mov	r0, r8
 800330e:	f7ff fee7 	bl	80030e0 <_printf_common>
 8003312:	3001      	adds	r0, #1
 8003314:	d14a      	bne.n	80033ac <_printf_i+0x1f0>
 8003316:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800331a:	b004      	add	sp, #16
 800331c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003320:	6823      	ldr	r3, [r4, #0]
 8003322:	f043 0320 	orr.w	r3, r3, #32
 8003326:	6023      	str	r3, [r4, #0]
 8003328:	4832      	ldr	r0, [pc, #200]	@ (80033f4 <_printf_i+0x238>)
 800332a:	2778      	movs	r7, #120	@ 0x78
 800332c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003330:	6823      	ldr	r3, [r4, #0]
 8003332:	6831      	ldr	r1, [r6, #0]
 8003334:	061f      	lsls	r7, r3, #24
 8003336:	f851 5b04 	ldr.w	r5, [r1], #4
 800333a:	d402      	bmi.n	8003342 <_printf_i+0x186>
 800333c:	065f      	lsls	r7, r3, #25
 800333e:	bf48      	it	mi
 8003340:	b2ad      	uxthmi	r5, r5
 8003342:	6031      	str	r1, [r6, #0]
 8003344:	07d9      	lsls	r1, r3, #31
 8003346:	bf44      	itt	mi
 8003348:	f043 0320 	orrmi.w	r3, r3, #32
 800334c:	6023      	strmi	r3, [r4, #0]
 800334e:	b11d      	cbz	r5, 8003358 <_printf_i+0x19c>
 8003350:	2310      	movs	r3, #16
 8003352:	e7ad      	b.n	80032b0 <_printf_i+0xf4>
 8003354:	4826      	ldr	r0, [pc, #152]	@ (80033f0 <_printf_i+0x234>)
 8003356:	e7e9      	b.n	800332c <_printf_i+0x170>
 8003358:	6823      	ldr	r3, [r4, #0]
 800335a:	f023 0320 	bic.w	r3, r3, #32
 800335e:	6023      	str	r3, [r4, #0]
 8003360:	e7f6      	b.n	8003350 <_printf_i+0x194>
 8003362:	4616      	mov	r6, r2
 8003364:	e7bd      	b.n	80032e2 <_printf_i+0x126>
 8003366:	6833      	ldr	r3, [r6, #0]
 8003368:	6825      	ldr	r5, [r4, #0]
 800336a:	6961      	ldr	r1, [r4, #20]
 800336c:	1d18      	adds	r0, r3, #4
 800336e:	6030      	str	r0, [r6, #0]
 8003370:	062e      	lsls	r6, r5, #24
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	d501      	bpl.n	800337a <_printf_i+0x1be>
 8003376:	6019      	str	r1, [r3, #0]
 8003378:	e002      	b.n	8003380 <_printf_i+0x1c4>
 800337a:	0668      	lsls	r0, r5, #25
 800337c:	d5fb      	bpl.n	8003376 <_printf_i+0x1ba>
 800337e:	8019      	strh	r1, [r3, #0]
 8003380:	2300      	movs	r3, #0
 8003382:	6123      	str	r3, [r4, #16]
 8003384:	4616      	mov	r6, r2
 8003386:	e7bc      	b.n	8003302 <_printf_i+0x146>
 8003388:	6833      	ldr	r3, [r6, #0]
 800338a:	1d1a      	adds	r2, r3, #4
 800338c:	6032      	str	r2, [r6, #0]
 800338e:	681e      	ldr	r6, [r3, #0]
 8003390:	6862      	ldr	r2, [r4, #4]
 8003392:	2100      	movs	r1, #0
 8003394:	4630      	mov	r0, r6
 8003396:	f7fc ff1b 	bl	80001d0 <memchr>
 800339a:	b108      	cbz	r0, 80033a0 <_printf_i+0x1e4>
 800339c:	1b80      	subs	r0, r0, r6
 800339e:	6060      	str	r0, [r4, #4]
 80033a0:	6863      	ldr	r3, [r4, #4]
 80033a2:	6123      	str	r3, [r4, #16]
 80033a4:	2300      	movs	r3, #0
 80033a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033aa:	e7aa      	b.n	8003302 <_printf_i+0x146>
 80033ac:	6923      	ldr	r3, [r4, #16]
 80033ae:	4632      	mov	r2, r6
 80033b0:	4649      	mov	r1, r9
 80033b2:	4640      	mov	r0, r8
 80033b4:	47d0      	blx	sl
 80033b6:	3001      	adds	r0, #1
 80033b8:	d0ad      	beq.n	8003316 <_printf_i+0x15a>
 80033ba:	6823      	ldr	r3, [r4, #0]
 80033bc:	079b      	lsls	r3, r3, #30
 80033be:	d413      	bmi.n	80033e8 <_printf_i+0x22c>
 80033c0:	68e0      	ldr	r0, [r4, #12]
 80033c2:	9b03      	ldr	r3, [sp, #12]
 80033c4:	4298      	cmp	r0, r3
 80033c6:	bfb8      	it	lt
 80033c8:	4618      	movlt	r0, r3
 80033ca:	e7a6      	b.n	800331a <_printf_i+0x15e>
 80033cc:	2301      	movs	r3, #1
 80033ce:	4632      	mov	r2, r6
 80033d0:	4649      	mov	r1, r9
 80033d2:	4640      	mov	r0, r8
 80033d4:	47d0      	blx	sl
 80033d6:	3001      	adds	r0, #1
 80033d8:	d09d      	beq.n	8003316 <_printf_i+0x15a>
 80033da:	3501      	adds	r5, #1
 80033dc:	68e3      	ldr	r3, [r4, #12]
 80033de:	9903      	ldr	r1, [sp, #12]
 80033e0:	1a5b      	subs	r3, r3, r1
 80033e2:	42ab      	cmp	r3, r5
 80033e4:	dcf2      	bgt.n	80033cc <_printf_i+0x210>
 80033e6:	e7eb      	b.n	80033c0 <_printf_i+0x204>
 80033e8:	2500      	movs	r5, #0
 80033ea:	f104 0619 	add.w	r6, r4, #25
 80033ee:	e7f5      	b.n	80033dc <_printf_i+0x220>
 80033f0:	080035c6 	.word	0x080035c6
 80033f4:	080035d7 	.word	0x080035d7

080033f8 <__malloc_lock>:
 80033f8:	4801      	ldr	r0, [pc, #4]	@ (8003400 <__malloc_lock+0x8>)
 80033fa:	f7ff bc67 	b.w	8002ccc <__retarget_lock_acquire_recursive>
 80033fe:	bf00      	nop
 8003400:	2000111c 	.word	0x2000111c

08003404 <__malloc_unlock>:
 8003404:	4801      	ldr	r0, [pc, #4]	@ (800340c <__malloc_unlock+0x8>)
 8003406:	f7ff bc62 	b.w	8002cce <__retarget_lock_release_recursive>
 800340a:	bf00      	nop
 800340c:	2000111c 	.word	0x2000111c

08003410 <_realloc_r>:
 8003410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003414:	4607      	mov	r7, r0
 8003416:	4614      	mov	r4, r2
 8003418:	460d      	mov	r5, r1
 800341a:	b921      	cbnz	r1, 8003426 <_realloc_r+0x16>
 800341c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003420:	4611      	mov	r1, r2
 8003422:	f7ff bddd 	b.w	8002fe0 <_malloc_r>
 8003426:	b92a      	cbnz	r2, 8003434 <_realloc_r+0x24>
 8003428:	f000 f84a 	bl	80034c0 <_free_r>
 800342c:	4625      	mov	r5, r4
 800342e:	4628      	mov	r0, r5
 8003430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003434:	f000 f88e 	bl	8003554 <_malloc_usable_size_r>
 8003438:	4284      	cmp	r4, r0
 800343a:	4606      	mov	r6, r0
 800343c:	d802      	bhi.n	8003444 <_realloc_r+0x34>
 800343e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003442:	d8f4      	bhi.n	800342e <_realloc_r+0x1e>
 8003444:	4621      	mov	r1, r4
 8003446:	4638      	mov	r0, r7
 8003448:	f7ff fdca 	bl	8002fe0 <_malloc_r>
 800344c:	4680      	mov	r8, r0
 800344e:	b908      	cbnz	r0, 8003454 <_realloc_r+0x44>
 8003450:	4645      	mov	r5, r8
 8003452:	e7ec      	b.n	800342e <_realloc_r+0x1e>
 8003454:	42b4      	cmp	r4, r6
 8003456:	4622      	mov	r2, r4
 8003458:	4629      	mov	r1, r5
 800345a:	bf28      	it	cs
 800345c:	4632      	movcs	r2, r6
 800345e:	f7ff fc37 	bl	8002cd0 <memcpy>
 8003462:	4629      	mov	r1, r5
 8003464:	4638      	mov	r0, r7
 8003466:	f000 f82b 	bl	80034c0 <_free_r>
 800346a:	e7f1      	b.n	8003450 <_realloc_r+0x40>

0800346c <memmove>:
 800346c:	4288      	cmp	r0, r1
 800346e:	b510      	push	{r4, lr}
 8003470:	eb01 0402 	add.w	r4, r1, r2
 8003474:	d902      	bls.n	800347c <memmove+0x10>
 8003476:	4284      	cmp	r4, r0
 8003478:	4623      	mov	r3, r4
 800347a:	d807      	bhi.n	800348c <memmove+0x20>
 800347c:	1e43      	subs	r3, r0, #1
 800347e:	42a1      	cmp	r1, r4
 8003480:	d008      	beq.n	8003494 <memmove+0x28>
 8003482:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003486:	f803 2f01 	strb.w	r2, [r3, #1]!
 800348a:	e7f8      	b.n	800347e <memmove+0x12>
 800348c:	4402      	add	r2, r0
 800348e:	4601      	mov	r1, r0
 8003490:	428a      	cmp	r2, r1
 8003492:	d100      	bne.n	8003496 <memmove+0x2a>
 8003494:	bd10      	pop	{r4, pc}
 8003496:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800349a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800349e:	e7f7      	b.n	8003490 <memmove+0x24>

080034a0 <_sbrk_r>:
 80034a0:	b538      	push	{r3, r4, r5, lr}
 80034a2:	4d06      	ldr	r5, [pc, #24]	@ (80034bc <_sbrk_r+0x1c>)
 80034a4:	2300      	movs	r3, #0
 80034a6:	4604      	mov	r4, r0
 80034a8:	4608      	mov	r0, r1
 80034aa:	602b      	str	r3, [r5, #0]
 80034ac:	f7fd fb06 	bl	8000abc <_sbrk>
 80034b0:	1c43      	adds	r3, r0, #1
 80034b2:	d102      	bne.n	80034ba <_sbrk_r+0x1a>
 80034b4:	682b      	ldr	r3, [r5, #0]
 80034b6:	b103      	cbz	r3, 80034ba <_sbrk_r+0x1a>
 80034b8:	6023      	str	r3, [r4, #0]
 80034ba:	bd38      	pop	{r3, r4, r5, pc}
 80034bc:	20001128 	.word	0x20001128

080034c0 <_free_r>:
 80034c0:	b538      	push	{r3, r4, r5, lr}
 80034c2:	4605      	mov	r5, r0
 80034c4:	2900      	cmp	r1, #0
 80034c6:	d041      	beq.n	800354c <_free_r+0x8c>
 80034c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034cc:	1f0c      	subs	r4, r1, #4
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	bfb8      	it	lt
 80034d2:	18e4      	addlt	r4, r4, r3
 80034d4:	f7ff ff90 	bl	80033f8 <__malloc_lock>
 80034d8:	4a1d      	ldr	r2, [pc, #116]	@ (8003550 <_free_r+0x90>)
 80034da:	6813      	ldr	r3, [r2, #0]
 80034dc:	b933      	cbnz	r3, 80034ec <_free_r+0x2c>
 80034de:	6063      	str	r3, [r4, #4]
 80034e0:	6014      	str	r4, [r2, #0]
 80034e2:	4628      	mov	r0, r5
 80034e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034e8:	f7ff bf8c 	b.w	8003404 <__malloc_unlock>
 80034ec:	42a3      	cmp	r3, r4
 80034ee:	d908      	bls.n	8003502 <_free_r+0x42>
 80034f0:	6820      	ldr	r0, [r4, #0]
 80034f2:	1821      	adds	r1, r4, r0
 80034f4:	428b      	cmp	r3, r1
 80034f6:	bf01      	itttt	eq
 80034f8:	6819      	ldreq	r1, [r3, #0]
 80034fa:	685b      	ldreq	r3, [r3, #4]
 80034fc:	1809      	addeq	r1, r1, r0
 80034fe:	6021      	streq	r1, [r4, #0]
 8003500:	e7ed      	b.n	80034de <_free_r+0x1e>
 8003502:	461a      	mov	r2, r3
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	b10b      	cbz	r3, 800350c <_free_r+0x4c>
 8003508:	42a3      	cmp	r3, r4
 800350a:	d9fa      	bls.n	8003502 <_free_r+0x42>
 800350c:	6811      	ldr	r1, [r2, #0]
 800350e:	1850      	adds	r0, r2, r1
 8003510:	42a0      	cmp	r0, r4
 8003512:	d10b      	bne.n	800352c <_free_r+0x6c>
 8003514:	6820      	ldr	r0, [r4, #0]
 8003516:	4401      	add	r1, r0
 8003518:	1850      	adds	r0, r2, r1
 800351a:	4283      	cmp	r3, r0
 800351c:	6011      	str	r1, [r2, #0]
 800351e:	d1e0      	bne.n	80034e2 <_free_r+0x22>
 8003520:	6818      	ldr	r0, [r3, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	6053      	str	r3, [r2, #4]
 8003526:	4408      	add	r0, r1
 8003528:	6010      	str	r0, [r2, #0]
 800352a:	e7da      	b.n	80034e2 <_free_r+0x22>
 800352c:	d902      	bls.n	8003534 <_free_r+0x74>
 800352e:	230c      	movs	r3, #12
 8003530:	602b      	str	r3, [r5, #0]
 8003532:	e7d6      	b.n	80034e2 <_free_r+0x22>
 8003534:	6820      	ldr	r0, [r4, #0]
 8003536:	1821      	adds	r1, r4, r0
 8003538:	428b      	cmp	r3, r1
 800353a:	bf04      	itt	eq
 800353c:	6819      	ldreq	r1, [r3, #0]
 800353e:	685b      	ldreq	r3, [r3, #4]
 8003540:	6063      	str	r3, [r4, #4]
 8003542:	bf04      	itt	eq
 8003544:	1809      	addeq	r1, r1, r0
 8003546:	6021      	streq	r1, [r4, #0]
 8003548:	6054      	str	r4, [r2, #4]
 800354a:	e7ca      	b.n	80034e2 <_free_r+0x22>
 800354c:	bd38      	pop	{r3, r4, r5, pc}
 800354e:	bf00      	nop
 8003550:	20001124 	.word	0x20001124

08003554 <_malloc_usable_size_r>:
 8003554:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003558:	1f18      	subs	r0, r3, #4
 800355a:	2b00      	cmp	r3, #0
 800355c:	bfbc      	itt	lt
 800355e:	580b      	ldrlt	r3, [r1, r0]
 8003560:	18c0      	addlt	r0, r0, r3
 8003562:	4770      	bx	lr

08003564 <_init>:
 8003564:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003566:	bf00      	nop
 8003568:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800356a:	bc08      	pop	{r3}
 800356c:	469e      	mov	lr, r3
 800356e:	4770      	bx	lr

08003570 <_fini>:
 8003570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003572:	bf00      	nop
 8003574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003576:	bc08      	pop	{r3}
 8003578:	469e      	mov	lr, r3
 800357a:	4770      	bx	lr
