# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../alu_test.srcs/sources_1/new/adder_subtractor_dkg.v" \
"../../../../alu_test.srcs/sources_1/new/alu.v" \
"../../../../alu_test.srcs/sources_1/new/cog.v" \
"../../../../alu_test.srcs/sources_1/new/dkg.v" \
"../../../../alu_test.srcs/sources_1/new/logic_gates_peres.v" \
"../../../../alu_test.srcs/sources_1/new/mux.v" \
"../../../../alu_test.srcs/sources_1/new/notgate.v" \
"../../../../alu_test.srcs/sources_1/new/peres.v" \
"../../../../alu_test.srcs/sim_1/new/alu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
