{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 24 20:40:00 2023 " "Info: Processing started: Wed May 24 20:40:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Robot -c Robot " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Robot -c Robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_50MHZ " "Info: Assuming node \"Clk_50MHZ\" is an undefined clock" {  } { { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } { 464 552 632 480 "Clk_50MHZ" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_50MHZ" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_50MHZ register Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] register Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\] 267.31 MHz 3.741 ns Internal " "Info: Clock \"Clk_50MHZ\" has Internal fmax of 267.31 MHz between source register \"Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]\" and destination register \"Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\]\" (period= 3.741 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.032 ns + Longest register register " "Info: + Longest register to register delay is 3.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 1 REG LC_X3_Y1_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N6; Fanout = 8; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.978 ns) 1.871 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|counter_cella0~COUT 2 COMB LC_X3_Y1_N6 1 " "Info: 2: + IC(0.893 ns) + CELL(0.978 ns) = 1.871 ns; Loc. = LC_X3_Y1_N6; Fanout = 1; COMB Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.871 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.161 ns) 3.032 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\] 3 REG LC_X3_Y1_N7 6 " "Info: 3: + IC(0.000 ns) + CELL(1.161 ns) = 3.032 ns; Loc. = LC_X3_Y1_N7; Fanout = 6; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|counter_cella0~COUT Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.139 ns ( 70.55 % ) " "Info: Total cell delay = 2.139 ns ( 70.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.893 ns ( 29.45 % ) " "Info: Total interconnect delay = 0.893 ns ( 29.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|counter_cella0~COUT Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|counter_cella0~COUT {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] {} } { 0.000ns 0.893ns 0.000ns } { 0.000ns 0.978ns 1.161ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ destination 3.458 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_50MHZ\" to destination register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 2; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } { 464 552 632 480 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\] 2 REG LC_X3_Y1_N7 6 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X3_Y1_N7; Fanout = 6; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 3.458 ns - Longest register " "Info: - Longest clock path from clock \"Clk_50MHZ\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 2; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } { 464 552 632 480 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 2 REG LC_X3_Y1_N6 8 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X3_Y1_N6; Fanout = 8; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|counter_cella0~COUT Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|counter_cella0~COUT {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] {} } { 0.000ns 0.893ns 0.000ns } { 0.000ns 0.978ns 1.161ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_50MHZ Digit_2 Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 10.047 ns register " "Info: tco from clock \"Clk_50MHZ\" to destination pin \"Digit_2\" through register \"Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]\" is 10.047 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_50MHZ source 3.458 ns + Longest register " "Info: + Longest clock path from clock \"Clk_50MHZ\" to source register is 3.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns Clk_50MHZ 1 CLK PIN_64 2 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_64; Fanout = 2; CLK Node = 'Clk_50MHZ'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_50MHZ } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 200 32 200 216 "Clk_50MHZ" "" } { 464 552 632 480 "Clk_50MHZ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.918 ns) 3.458 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 2 REG LC_X3_Y1_N6 8 " "Info: 2: + IC(1.377 ns) + CELL(0.918 ns) = 3.458 ns; Loc. = LC_X3_Y1_N6; Fanout = 8; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.295 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 60.18 % ) " "Info: Total cell delay = 2.081 ns ( 60.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 39.82 % ) " "Info: Total interconnect delay = 1.377 ns ( 39.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.213 ns + Longest register pin " "Info: + Longest register to pin delay is 6.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\] 1 REG LC_X3_Y1_N6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y1_N6; Fanout = 8; REG Node = 'Display_Count:inst14\|lpm_counter:lpm_counter_component\|cntr_f7h:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_f7h.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/cntr_f7h.tdf" 50 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.403 ns) + CELL(0.200 ns) 1.603 ns decode2to4:inst19\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated\|w_anode22w\[2\]~30 2 COMB LC_X3_Y1_N0 1 " "Info: 2: + IC(1.403 ns) + CELL(0.200 ns) = 1.603 ns; Loc. = LC_X3_Y1_N0; Fanout = 1; COMB Node = 'decode2to4:inst19\|lpm_decode:lpm_decode_component\|decode_ndf:auto_generated\|w_anode22w\[2\]~30'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.603 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode22w[2]~30 } "NODE_NAME" } } { "db/decode_ndf.tdf" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/db/decode_ndf.tdf" 35 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.288 ns) + CELL(2.322 ns) 6.213 ns Digit_2 3 PIN PIN_43 0 " "Info: 3: + IC(2.288 ns) + CELL(2.322 ns) = 6.213 ns; Loc. = PIN_43; Fanout = 0; PIN Node = 'Digit_2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.610 ns" { decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode22w[2]~30 Digit_2 } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 480 1400 1576 496 "Digit_2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.522 ns ( 40.59 % ) " "Info: Total cell delay = 2.522 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.691 ns ( 59.41 % ) " "Info: Total interconnect delay = 3.691 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode22w[2]~30 Digit_2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode22w[2]~30 {} Digit_2 {} } { 0.000ns 1.403ns 2.288ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { Clk_50MHZ Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.458 ns" { Clk_50MHZ {} Clk_50MHZ~combout {} Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode22w[2]~30 Digit_2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { Display_Count:inst14|lpm_counter:lpm_counter_component|cntr_f7h:auto_generated|safe_q[0] {} decode2to4:inst19|lpm_decode:lpm_decode_component|decode_ndf:auto_generated|w_anode22w[2]~30 {} Digit_2 {} } { 0.000ns 1.403ns 2.288ns } { 0.000ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "data1 Seg_B 8.639 ns Longest " "Info: Longest tpd from source pin \"data1\" to destination pin \"Seg_B\" is 8.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns data1 1 PIN PIN_17 7 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_17; Fanout = 7; PIN Node = 'data1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1 } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 480 40 208 496 "data1" "" } { 280 632 769 296 "data3, data2, data1, data0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(0.511 ns) 4.123 ns Seven_Seg_Driver:inst18\|Mux1~3 2 COMB LC_X4_Y1_N1 1 " "Info: 2: + IC(2.480 ns) + CELL(0.511 ns) = 4.123 ns; Loc. = LC_X4_Y1_N1; Fanout = 1; COMB Node = 'Seven_Seg_Driver:inst18\|Mux1~3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { data1 Seven_Seg_Driver:inst18|Mux1~3 } "NODE_NAME" } } { "Seven_Seg_Driver.vhd" "" { Text "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Seven_Seg_Driver.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(2.322 ns) 8.639 ns Seg_B 3 PIN PIN_47 0 " "Info: 3: + IC(2.194 ns) + CELL(2.322 ns) = 8.639 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'Seg_B'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.516 ns" { Seven_Seg_Driver:inst18|Mux1~3 Seg_B } "NODE_NAME" } } { "Robot.bdf" "" { Schematic "C:/Users/rybaz/OneDrive - Cedarville University/3 Personal Projects/Arduino-CPLD Computer/CPLD Code/Robot.bdf" { { 320 1400 1576 336 "Seg_B" "" } { 304 1080 1357 320 "Seg_A, Seg_B, Seg_C, Seg_D, Seg_E, Seg_F, Seg_G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.965 ns ( 45.90 % ) " "Info: Total cell delay = 3.965 ns ( 45.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.674 ns ( 54.10 % ) " "Info: Total interconnect delay = 4.674 ns ( 54.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.639 ns" { data1 Seven_Seg_Driver:inst18|Mux1~3 Seg_B } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.639 ns" { data1 {} data1~combout {} Seven_Seg_Driver:inst18|Mux1~3 {} Seg_B {} } { 0.000ns 0.000ns 2.480ns 2.194ns } { 0.000ns 1.132ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 24 20:40:00 2023 " "Info: Processing ended: Wed May 24 20:40:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
