* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Mar 19 2025 09:15:01

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : fsm_ctrl_inst1.counter_idlee_0_i
T_1_14_wire_logic_cluster/lc_6/out
T_0_14_span4_horz_33
T_2_10_sp4_v_t_38
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_1/cen

T_1_14_wire_logic_cluster/lc_6/out
T_0_14_span4_horz_33
T_2_10_sp4_v_t_38
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_1/cen

T_1_14_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_45
T_2_9_sp4_v_t_46
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_2/cen

T_1_14_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_45
T_2_9_sp4_v_t_46
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_2/cen

T_1_14_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_45
T_2_9_sp4_v_t_46
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_2/cen

T_1_14_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_45
T_2_9_sp4_v_t_46
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_2/cen

T_1_14_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_45
T_2_9_sp4_v_t_46
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_2/cen

T_1_14_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_45
T_2_9_sp4_v_t_46
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_2/cen

T_1_14_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_45
T_2_9_sp4_v_t_46
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_2/cen

T_1_14_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_45
T_2_9_sp4_v_t_46
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_2/cen

End 

Net : fsm_ctrl_inst1.counter_idle_RNI6LIC1Z0Z_9
T_1_14_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g2_7
T_1_14_wire_logic_cluster/lc_6/in_3

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_6
T_2_13_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g0_6
T_1_14_wire_logic_cluster/lc_7/in_3

T_2_13_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g2_6
T_1_13_input_2_0
T_1_13_wire_logic_cluster/lc_0/in_2

T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g1_6
T_2_13_wire_logic_cluster/lc_6/in_1

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_9
T_2_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_7/in_1

T_2_14_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g3_1
T_1_13_wire_logic_cluster/lc_1/in_3

T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g0_1
T_2_14_wire_logic_cluster/lc_1/in_0

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_5
T_2_13_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g0_5
T_1_14_input_2_7
T_1_14_wire_logic_cluster/lc_7/in_2

T_2_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g2_5
T_1_13_wire_logic_cluster/lc_0/in_1

T_2_13_wire_logic_cluster/lc_5/out
T_2_13_lc_trk_g1_5
T_2_13_wire_logic_cluster/lc_5/in_1

End 

Net : fsm_ctrl_inst1_current_state_0
T_1_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g3_4
T_1_14_wire_logic_cluster/lc_7/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g3_4
T_1_14_wire_logic_cluster/lc_2/in_1

T_1_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g3_4
T_1_14_wire_logic_cluster/lc_0/in_3

T_1_14_wire_logic_cluster/lc_4/out
T_1_10_sp4_v_t_45
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_1/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_1_10_sp4_v_t_45
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_3/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_1_10_sp4_v_t_45
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_5/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_1_10_sp4_v_t_45
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_7/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_40
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_5/in_1

T_1_14_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_40
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_3/in_1

T_1_14_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_40
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_1/in_1

T_1_14_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_40
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_7/in_1

T_1_14_wire_logic_cluster/lc_4/out
T_1_10_sp4_v_t_45
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_0/in_1

T_1_14_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_40
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_0/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_40
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_6/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_40
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_4/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_1_13_sp4_v_t_40
T_1_16_lc_trk_g0_0
T_1_16_wire_logic_cluster/lc_2/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_1_10_sp4_v_t_45
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_2/in_3

T_1_14_wire_logic_cluster/lc_4/out
T_1_10_sp4_v_t_45
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_4/in_3

T_1_14_wire_logic_cluster/lc_4/out
T_1_10_sp4_v_t_45
T_1_12_lc_trk_g3_0
T_1_12_wire_logic_cluster/lc_6/in_3

T_1_14_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_1/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_3/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_5/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_7/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g0_4
T_2_14_wire_logic_cluster/lc_0/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g2_4
T_2_13_wire_logic_cluster/lc_0/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g2_4
T_2_13_wire_logic_cluster/lc_2/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g2_4
T_2_13_wire_logic_cluster/lc_4/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g2_4
T_2_13_wire_logic_cluster/lc_6/in_0

T_1_14_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g0_4
T_2_14_wire_logic_cluster/lc_1/in_1

T_1_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g2_4
T_1_14_input_2_4
T_1_14_wire_logic_cluster/lc_4/in_2

T_1_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_1/in_3

T_1_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_3/in_3

End 

Net : N_215_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_17_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_17_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_17_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_17_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_17_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_17_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_17_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_16_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_15_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_11_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_12_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_13_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_13_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_13_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_13_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_13_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_13_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_13_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_13_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_14_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_11_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_11_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_11_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_11_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_11_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_12_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_12_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_12_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_12_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_12_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_13_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_11_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_11_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_11_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_11_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_11_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_3_11_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_12_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_12_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_12_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_12_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_12_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_12_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_12_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_12_wire_logic_cluster/lc_5/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_11_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_11_wire_logic_cluster/lc_2/cen

End 

Net : SEL_REG
T_1_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g1_1
T_1_14_input_2_2
T_1_14_wire_logic_cluster/lc_2/in_2

T_1_14_wire_logic_cluster/lc_1/out
T_1_14_lc_trk_g1_1
T_1_14_wire_logic_cluster/lc_0/in_0

T_1_14_wire_logic_cluster/lc_1/out
T_1_11_sp4_v_t_42
T_1_12_lc_trk_g3_2
T_1_12_wire_logic_cluster/lc_0/in_3

T_1_14_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g0_1
T_1_13_wire_logic_cluster/lc_2/in_1

End 

Net : STATSR_cnv_0
T_1_14_wire_logic_cluster/lc_2/out
T_1_13_sp4_v_t_36
T_0_17_span4_horz_43
T_0_17_lc_trk_g0_3
T_0_17_wire_gbuf/in

End 

Net : fsm_ctrl_inst1_SCLK_i
T_1_14_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g0_3
T_1_14_wire_logic_cluster/lc_2/in_3

T_1_14_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g0_3
T_1_14_wire_logic_cluster/lc_0/in_1

End 

Net : fsm_ctrl_inst1.counter_idlelde_3_cascade_
T_1_14_wire_logic_cluster/lc_5/ltout
T_1_14_wire_logic_cluster/lc_6/in_2

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_4
T_2_13_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g1_4
T_1_14_wire_logic_cluster/lc_5/in_0

T_2_13_wire_logic_cluster/lc_4/out
T_2_12_sp4_v_t_40
T_2_15_lc_trk_g1_0
T_2_15_wire_logic_cluster/lc_0/in_3

T_2_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g1_4
T_2_13_wire_logic_cluster/lc_4/in_1

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_3
T_2_13_wire_logic_cluster/lc_3/out
T_1_14_lc_trk_g1_3
T_1_14_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_3/out
T_2_13_lc_trk_g3_3
T_2_13_wire_logic_cluster/lc_3/in_1

T_2_13_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g2_3
T_1_13_wire_logic_cluster/lc_0/in_3

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_7
T_2_13_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g0_7
T_1_14_input_2_5
T_1_14_wire_logic_cluster/lc_5/in_2

T_2_13_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g3_7
T_1_13_wire_logic_cluster/lc_0/in_0

T_2_13_wire_logic_cluster/lc_7/out
T_2_13_lc_trk_g3_7
T_2_13_wire_logic_cluster/lc_7/in_1

End 

Net : config_register_latched_dec_inst1.DYNSR_cnvZ0Z_0
T_1_14_wire_logic_cluster/lc_0/out
T_1_10_sp12_v_t_23
T_1_12_sp4_v_t_43
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_5/cen

T_1_14_wire_logic_cluster/lc_0/out
T_1_10_sp12_v_t_23
T_1_12_sp4_v_t_43
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_5/cen

T_1_14_wire_logic_cluster/lc_0/out
T_1_10_sp12_v_t_23
T_1_12_sp4_v_t_43
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_5/cen

T_1_14_wire_logic_cluster/lc_0/out
T_1_10_sp12_v_t_23
T_1_12_sp4_v_t_43
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_5/cen

T_1_14_wire_logic_cluster/lc_0/out
T_1_10_sp12_v_t_23
T_1_12_sp4_v_t_43
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_5/cen

T_1_14_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_41
T_3_15_sp4_h_l_10
T_2_15_lc_trk_g0_2
T_2_15_wire_logic_cluster/lc_1/cen

T_1_14_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_41
T_3_15_sp4_h_l_10
T_2_15_lc_trk_g0_2
T_2_15_wire_logic_cluster/lc_1/cen

T_1_14_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_41
T_3_15_sp4_h_l_10
T_2_15_lc_trk_g0_2
T_2_15_wire_logic_cluster/lc_1/cen

T_1_14_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_41
T_3_15_sp4_h_l_10
T_2_15_lc_trk_g0_2
T_2_15_wire_logic_cluster/lc_1/cen

T_1_14_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_41
T_3_15_sp4_h_l_10
T_2_15_lc_trk_g0_2
T_2_15_wire_logic_cluster/lc_1/cen

T_1_14_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_41
T_3_15_sp4_h_l_10
T_2_15_lc_trk_g0_2
T_2_15_wire_logic_cluster/lc_1/cen

T_1_14_wire_logic_cluster/lc_0/out
T_1_10_sp12_v_t_23
T_1_13_lc_trk_g3_3
T_1_13_wire_logic_cluster/lc_6/cen

T_1_14_wire_logic_cluster/lc_0/out
T_1_10_sp12_v_t_23
T_1_13_lc_trk_g3_3
T_1_13_wire_logic_cluster/lc_6/cen

T_1_14_wire_logic_cluster/lc_0/out
T_1_10_sp12_v_t_23
T_1_13_lc_trk_g3_3
T_1_13_wire_logic_cluster/lc_6/cen

T_1_14_wire_logic_cluster/lc_0/out
T_1_10_sp12_v_t_23
T_1_13_lc_trk_g3_3
T_1_13_wire_logic_cluster/lc_6/cen

T_1_14_wire_logic_cluster/lc_0/out
T_1_10_sp12_v_t_23
T_1_13_lc_trk_g3_3
T_1_13_wire_logic_cluster/lc_6/cen

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_8
T_2_14_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g2_0
T_1_14_wire_logic_cluster/lc_5/in_3

T_2_14_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g0_0
T_2_15_wire_logic_cluster/lc_0/in_0

T_2_14_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g3_0
T_2_14_wire_logic_cluster/lc_0/in_1

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_0
T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g3_0
T_2_13_wire_logic_cluster/lc_0/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_1_13_lc_trk_g2_0
T_1_13_wire_logic_cluster/lc_1/in_1

End 

Net : fsm_ctrl_inst1.counter_idle_cry_8
T_2_14_wire_logic_cluster/lc_0/cout
T_2_14_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_ctrl_inst1.counter_idleZ0Z_1
T_2_13_wire_logic_cluster/lc_1/out
T_2_13_lc_trk_g3_1
T_2_13_wire_logic_cluster/lc_1/in_1

T_2_13_wire_logic_cluster/lc_1/out
T_1_13_lc_trk_g2_1
T_1_13_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_2_14_0_
T_2_14_wire_logic_cluster/carry_in_mux/cout
T_2_14_wire_logic_cluster/lc_0/in_3

Net : fsm_ctrl_inst1.counter_idleZ0Z_2
T_2_13_wire_logic_cluster/lc_2/out
T_2_13_lc_trk_g1_2
T_2_13_wire_logic_cluster/lc_2/in_1

T_2_13_wire_logic_cluster/lc_2/out
T_1_13_lc_trk_g3_2
T_1_13_input_2_1
T_1_13_wire_logic_cluster/lc_1/in_2

End 

Net : fsm_ctrl_inst1.current_state_e_1_0
T_2_15_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g3_0
T_1_14_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_ctrl_inst1.counter_idle_cry_6
T_2_13_wire_logic_cluster/lc_6/cout
T_2_13_wire_logic_cluster/lc_7/in_3

Net : fsm_ctrl_inst1.current_state_11_0_a2_6
T_1_13_wire_logic_cluster/lc_1/out
T_1_11_sp4_v_t_47
T_1_14_lc_trk_g1_7
T_1_14_wire_logic_cluster/lc_4/in_0

End 

Net : fsm_ctrl_inst1.current_state_11_0_a2_5
T_1_13_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g1_0
T_1_14_wire_logic_cluster/lc_4/in_1

End 

Net : fsm_ctrl_inst1.counter_idle_cry_5
T_2_13_wire_logic_cluster/lc_5/cout
T_2_13_wire_logic_cluster/lc_6/in_3

Net : fsm_ctrl_inst1.counter_idle_cry_4
T_2_13_wire_logic_cluster/lc_4/cout
T_2_13_wire_logic_cluster/lc_5/in_3

Net : fsm_ctrl_inst1.counter_idle_cry_3
T_2_13_wire_logic_cluster/lc_3/cout
T_2_13_wire_logic_cluster/lc_4/in_3

Net : fsm_ctrl_inst1.counter_idle_cry_2
T_2_13_wire_logic_cluster/lc_2/cout
T_2_13_wire_logic_cluster/lc_3/in_3

Net : fsm_ctrl_inst1.counter_idle_cry_1
T_2_13_wire_logic_cluster/lc_1/cout
T_2_13_wire_logic_cluster/lc_2/in_3

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_8
T_1_12_wire_logic_cluster/lc_7/out
T_1_7_sp12_v_t_22
T_1_16_lc_trk_g3_6
T_1_16_input_2_7
T_1_16_wire_logic_cluster/lc_7/in_2

End 

Net : fsm_ctrl_inst1.counter_idle_cry_0
T_2_13_wire_logic_cluster/lc_0/cout
T_2_13_wire_logic_cluster/lc_1/in_3

Net : config_register_latched_dec_inst1.STATSRZ0Z_16
T_2_16_wire_logic_cluster/lc_1/out
T_2_5_sp12_v_t_22
T_2_12_lc_trk_g2_2
T_2_12_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_10
T_1_15_wire_logic_cluster/lc_0/out
T_2_11_sp4_v_t_36
T_1_13_lc_trk_g1_1
T_1_13_wire_logic_cluster/lc_7/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_13
T_1_16_wire_logic_cluster/lc_3/out
T_1_16_lc_trk_g2_3
T_1_16_wire_logic_cluster/lc_2/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_2
T_1_12_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g0_1
T_1_12_wire_logic_cluster/lc_2/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_15
T_1_16_wire_logic_cluster/lc_1/out
T_1_16_lc_trk_g0_1
T_1_16_wire_logic_cluster/lc_0/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_4
T_1_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g2_3
T_1_12_wire_logic_cluster/lc_4/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_6
T_1_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g0_5
T_1_12_wire_logic_cluster/lc_6/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_11
T_1_16_wire_logic_cluster/lc_5/out
T_1_16_lc_trk_g0_5
T_1_16_wire_logic_cluster/lc_4/in_1

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_56
T_3_14_wire_logic_cluster/lc_1/out
T_3_13_lc_trk_g0_1
T_3_13_wire_logic_cluster/lc_6/in_1

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_72
T_4_12_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g0_0
T_4_13_wire_logic_cluster/lc_7/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_9
T_1_16_wire_logic_cluster/lc_7/out
T_1_16_lc_trk_g2_7
T_1_16_wire_logic_cluster/lc_6/in_1

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_14
T_1_16_wire_logic_cluster/lc_2/out
T_1_16_lc_trk_g0_2
T_1_16_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_12
T_1_16_wire_logic_cluster/lc_4/out
T_1_16_lc_trk_g0_4
T_1_16_wire_logic_cluster/lc_3/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_3
T_1_12_wire_logic_cluster/lc_2/out
T_1_12_lc_trk_g0_2
T_1_12_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_19
T_2_12_wire_logic_cluster/lc_4/out
T_2_12_lc_trk_g0_4
T_2_12_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_2
T_1_17_wire_logic_cluster/lc_5/out
T_1_17_lc_trk_g2_5
T_1_17_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_20
T_2_12_wire_logic_cluster/lc_1/out
T_2_12_lc_trk_g2_1
T_2_12_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_21
T_2_12_wire_logic_cluster/lc_2/out
T_2_12_lc_trk_g0_2
T_2_12_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_22
T_2_12_wire_logic_cluster/lc_3/out
T_2_12_lc_trk_g0_3
T_2_12_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_23
T_2_12_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g0_6
T_2_11_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_24
T_2_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g0_3
T_2_11_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_25
T_2_11_wire_logic_cluster/lc_4/out
T_2_11_lc_trk_g1_4
T_2_11_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_26
T_2_11_wire_logic_cluster/lc_0/out
T_2_11_lc_trk_g1_0
T_2_11_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_27
T_2_11_wire_logic_cluster/lc_2/out
T_3_12_lc_trk_g2_2
T_3_12_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_28
T_3_12_wire_logic_cluster/lc_1/out
T_3_12_lc_trk_g3_1
T_3_12_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_29
T_3_12_wire_logic_cluster/lc_5/out
T_3_12_lc_trk_g2_5
T_3_12_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_3
T_1_17_wire_logic_cluster/lc_6/out
T_1_17_lc_trk_g2_6
T_1_17_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_30
T_3_12_wire_logic_cluster/lc_6/out
T_3_13_lc_trk_g0_6
T_3_13_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_31
T_3_13_wire_logic_cluster/lc_7/out
T_3_13_lc_trk_g1_7
T_3_13_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_32
T_3_13_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g0_3
T_3_13_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_33
T_3_13_wire_logic_cluster/lc_4/out
T_3_13_lc_trk_g0_4
T_3_13_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_34
T_3_13_wire_logic_cluster/lc_5/out
T_3_13_lc_trk_g2_5
T_3_13_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_35
T_3_13_wire_logic_cluster/lc_0/out
T_3_13_lc_trk_g1_0
T_3_13_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_36
T_3_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g0_2
T_4_13_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_37
T_4_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g1_5
T_4_13_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_38
T_4_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g2_1
T_4_13_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_39
T_4_13_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g1_4
T_4_13_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_4
T_1_17_wire_logic_cluster/lc_3/out
T_1_17_lc_trk_g0_3
T_1_17_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_40
T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_41
T_4_13_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g0_6
T_4_14_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_42
T_4_14_wire_logic_cluster/lc_7/out
T_4_14_lc_trk_g2_7
T_4_14_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_43
T_4_14_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g1_6
T_4_15_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_44
T_4_15_wire_logic_cluster/lc_4/out
T_4_15_lc_trk_g0_4
T_4_15_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_45
T_4_15_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g1_7
T_4_15_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_46
T_4_15_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g0_3
T_4_15_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_47
T_4_15_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g2_6
T_4_15_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_48
T_4_15_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_49
T_4_15_wire_logic_cluster/lc_5/out
T_3_15_lc_trk_g3_5
T_3_15_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_5
T_1_17_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g0_2
T_2_17_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_50
T_3_15_wire_logic_cluster/lc_3/out
T_3_15_lc_trk_g0_3
T_3_15_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_51
T_3_15_wire_logic_cluster/lc_4/out
T_3_15_lc_trk_g0_4
T_3_15_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_13
T_2_16_wire_logic_cluster/lc_7/out
T_2_16_lc_trk_g2_7
T_2_16_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_53
T_3_15_wire_logic_cluster/lc_6/out
T_3_15_lc_trk_g2_6
T_3_15_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_54
T_3_15_wire_logic_cluster/lc_5/out
T_3_14_lc_trk_g0_5
T_3_14_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_55
T_3_14_wire_logic_cluster/lc_6/out
T_3_14_lc_trk_g2_6
T_3_14_wire_logic_cluster/lc_1/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_7
T_1_12_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g2_6
T_1_12_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_57
T_3_13_wire_logic_cluster/lc_6/out
T_3_13_lc_trk_g2_6
T_3_13_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_58
T_3_13_wire_logic_cluster/lc_1/out
T_3_12_lc_trk_g1_1
T_3_12_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_59
T_3_12_wire_logic_cluster/lc_3/out
T_3_12_lc_trk_g1_3
T_3_12_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_6
T_2_17_wire_logic_cluster/lc_7/out
T_2_17_lc_trk_g1_7
T_2_17_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_60
T_3_12_wire_logic_cluster/lc_7/out
T_3_11_lc_trk_g1_7
T_3_11_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_61
T_3_11_wire_logic_cluster/lc_1/out
T_3_11_lc_trk_g3_1
T_3_11_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_62
T_3_11_wire_logic_cluster/lc_7/out
T_3_11_lc_trk_g3_7
T_3_11_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_63
T_3_11_wire_logic_cluster/lc_5/out
T_3_11_lc_trk_g2_5
T_3_11_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_64
T_3_11_wire_logic_cluster/lc_4/out
T_3_11_lc_trk_g1_4
T_3_11_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_65
T_3_11_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_66
T_4_12_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_67
T_4_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g0_3
T_4_12_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_68
T_4_12_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g0_4
T_4_12_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_69
T_4_12_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g2_5
T_4_12_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_7
T_2_17_wire_logic_cluster/lc_1/out
T_2_17_lc_trk_g2_1
T_2_17_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_70
T_4_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g0_2
T_4_12_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_71
T_4_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g2_7
T_4_12_wire_logic_cluster/lc_0/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_1
T_1_12_wire_logic_cluster/lc_0/out
T_1_12_lc_trk_g2_0
T_1_12_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_73
T_4_13_wire_logic_cluster/lc_7/out
T_4_14_lc_trk_g0_7
T_4_14_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_74
T_4_14_wire_logic_cluster/lc_0/out
T_4_14_lc_trk_g2_0
T_4_14_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_75
T_4_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g0_3
T_4_14_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_76
T_4_14_wire_logic_cluster/lc_2/out
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_77
T_4_14_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g1_5
T_4_14_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_78
T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g2_1
T_4_14_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_79
T_4_14_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_8
T_2_17_wire_logic_cluster/lc_2/out
T_2_17_lc_trk_g2_2
T_2_17_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_80
T_4_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g0_3
T_4_13_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_81
T_4_13_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g1_0
T_4_12_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_82
T_4_12_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g1_6
T_4_11_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_83
T_4_11_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g2_6
T_4_11_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_84
T_4_11_wire_logic_cluster/lc_3/out
T_3_11_lc_trk_g2_3
T_3_11_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_85
T_3_11_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g3_6
T_2_11_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_86
T_2_11_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g2_6
T_1_11_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_9
T_2_17_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g2_5
T_2_17_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_5
T_1_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g0_4
T_1_12_wire_logic_cluster/lc_5/in_3

End 

Net : MOSI
T_1_16_wire_logic_cluster/lc_0/out
T_1_17_lc_trk_g1_0
T_1_17_wire_logic_cluster/lc_0/in_3

T_1_16_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g3_0
T_2_15_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_0
T_2_15_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g2_2
T_2_15_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_1
T_2_15_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g0_3
T_2_15_wire_logic_cluster/lc_4/in_3

End 

Net : fsm_ctrl_inst1.bit_sequence_dinZ0Z_10
T_1_16_wire_logic_cluster/lc_6/out
T_1_16_lc_trk_g2_6
T_1_16_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_12
T_1_13_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g0_6
T_1_13_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_13
T_1_13_wire_logic_cluster/lc_5/out
T_1_13_lc_trk_g0_5
T_1_13_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_14
T_1_13_wire_logic_cluster/lc_4/out
T_1_13_lc_trk_g0_4
T_1_13_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_2
T_2_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_52
T_3_15_wire_logic_cluster/lc_7/out
T_3_15_lc_trk_g2_7
T_3_15_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_3
T_2_15_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g2_5
T_2_15_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_4
T_2_15_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g2_6
T_2_15_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_5
T_2_15_wire_logic_cluster/lc_7/out
T_1_15_lc_trk_g2_7
T_1_15_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_6
T_1_15_wire_logic_cluster/lc_4/out
T_1_15_lc_trk_g0_4
T_1_15_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_7
T_1_15_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g0_3
T_1_15_wire_logic_cluster/lc_2/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_8
T_1_15_wire_logic_cluster/lc_2/out
T_1_15_lc_trk_g0_2
T_1_15_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_9
T_1_15_wire_logic_cluster/lc_1/out
T_1_15_lc_trk_g2_1
T_1_15_wire_logic_cluster/lc_0/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_0
T_1_17_wire_logic_cluster/lc_0/out
T_1_17_lc_trk_g3_0
T_1_17_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_1
T_1_17_wire_logic_cluster/lc_4/out
T_1_17_lc_trk_g0_4
T_1_17_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_10
T_2_17_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_3/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_11
T_2_16_wire_logic_cluster/lc_3/out
T_2_16_lc_trk_g1_3
T_2_16_wire_logic_cluster/lc_5/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_12
T_2_16_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g1_5
T_2_16_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_14
T_2_16_wire_logic_cluster/lc_0/out
T_2_16_lc_trk_g1_0
T_2_16_wire_logic_cluster/lc_4/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_15
T_2_16_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g2_4
T_2_16_wire_logic_cluster/lc_1/in_3

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_11
T_1_13_wire_logic_cluster/lc_7/out
T_1_13_lc_trk_g2_7
T_1_13_wire_logic_cluster/lc_6/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_17
T_2_12_wire_logic_cluster/lc_5/out
T_2_12_lc_trk_g1_5
T_2_12_wire_logic_cluster/lc_7/in_3

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_18
T_2_12_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g2_7
T_2_12_wire_logic_cluster/lc_4/in_3

End 

Net : CONSTANT_ONE_NET
T_1_15_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g1_5
T_1_14_wire_logic_cluster/lc_6/in_0

End 

Net : CLK_uC_c
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_40
T_1_16_sp4_v_t_46
T_1_12_sp4_v_t_46
T_1_14_lc_trk_g3_3
T_1_14_input_2_0
T_1_14_wire_logic_cluster/lc_0/in_2

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_40
T_1_16_sp4_v_t_46
T_1_12_sp4_v_t_46
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_2/in_0

T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span4_horz_40
T_1_16_sp4_v_t_46
T_1_12_sp4_v_t_46
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_3/in_1

End 

Net : config_register_latched_dec_inst1.STATSRZ0Z_87
T_1_11_wire_logic_cluster/lc_3/out
T_1_10_sp12_v_t_22
T_1_13_lc_trk_g2_2
T_1_13_wire_logic_cluster/lc_2/in_0

End 

Net : CLK_0_c_g
T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_17_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_16_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_15_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_1_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_14_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_2_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_13_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_3_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_12_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

T_0_17_wire_io_cluster/io_0/gbout
T_0_0_padin_4
T_0_0_glb_netwk_4
T_4_11_wire_logic_cluster/lc_3/clk

End 

Net : config_register_latched_dec_inst1.DYNSRZ0Z_15
T_1_13_wire_logic_cluster/lc_3/out
T_1_13_lc_trk_g0_3
T_1_13_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_2_13_0_
Net : SDO_signal_out_c
T_1_13_wire_logic_cluster/lc_2/out
T_1_12_sp4_v_t_36
T_0_16_span4_horz_36
T_0_16_lc_trk_g0_4
T_0_16_wire_io_cluster/io_0/D_OUT_0

End 

Net : RST_N_c_i_g
T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_16_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_17_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_15_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_1_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_14_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_2_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_13_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_3_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_12_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

T_0_16_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_11_wire_logic_cluster/lc_5/s_r

End 

Net : RST_N_c_i
T_1_4_wire_logic_cluster/lc_7/out
T_0_4_span12_horz_5
T_10_4_sp12_v_t_22
T_0_16_span12_horz_5
T_0_16_lc_trk_g0_5
T_0_16_wire_gbuf/in

End 

Net : RST_N_c
T_0_3_wire_io_cluster/io_0/D_IN_0
T_1_4_lc_trk_g3_4
T_1_4_wire_logic_cluster/lc_7/in_0

End 

