$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ rst $end
  $var wire 1 % en $end
  $var wire 4 & out [3:0] $end
  $scope module counter $end
   $var wire 1 # clk $end
   $var wire 1 $ rst $end
   $var wire 1 % en $end
   $var wire 4 & out [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
1$
0%
b0000 &
#10
0#
#20
1#
0$
#30
0#
#40
1#
1%
b0001 &
#50
0#
#60
1#
b0010 &
#70
0#
#80
1#
b0011 &
#90
0#
#100
1#
b0100 &
#110
0#
#120
1#
b0101 &
#130
0#
#140
1#
b0110 &
#150
0#
#160
1#
b0111 &
#170
0#
#180
1#
b1000 &
#190
0#
#200
1#
b1001 &
#210
0#
#220
1#
b1010 &
#230
0#
#240
1#
b1011 &
#250
0#
#260
1#
b1100 &
#270
0#
#280
1#
b1101 &
#290
0#
#300
1#
b1110 &
#310
0#
#320
1#
b1111 &
#330
0#
#340
1#
b0000 &
#350
0#
#360
1#
b0001 &
#370
0#
#380
1#
b0010 &
#390
0#
#400
1#
b0011 &
#410
0#
#420
1#
b0100 &
#430
0#
#440
1#
b0101 &
#450
0#
#460
1#
b0110 &
#470
0#
#480
1#
b0111 &
#490
0#
#500
1#
b1000 &
#510
0#
#520
1#
b1001 &
#530
0#
#540
1#
b1010 &
#550
0#
#560
1#
b1011 &
#570
0#
#580
1#
b1100 &
#590
0#
#600
1#
b1101 &
#610
0#
#620
1#
b1110 &
#630
0#
#640
1#
b1111 &
#650
0#
#660
1#
b0000 &
#670
0#
#680
1#
b0001 &
#690
0#
#700
1#
b0010 &
#710
0#
#720
1#
b0011 &
#730
0#
#740
1#
b0100 &
#750
0#
#760
1#
b0101 &
#770
0#
#780
1#
b0110 &
#790
0#
#800
1#
b0111 &
#810
0#
#820
1#
b1000 &
#830
0#
#840
1#
b1001 &
#850
0#
#860
1#
b1010 &
#870
0#
#880
1#
b1011 &
#890
0#
#900
1#
b1100 &
#910
0#
#920
1#
b1101 &
#930
0#
#940
1#
b1110 &
#950
0#
#960
1#
b1111 &
#970
0#
#980
1#
b0000 &
#990
0#
