<stg><name>vram_add</name>


<trans_list>

<trans id="22" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="55" op_0_bw="55" op_1_bw="55">
<![CDATA[
entry:8 %indat_read = read i55 @_ssdm_op_Read.ap_auto.i55, i55 %indat

]]></Node>
<StgValue><ssdm name="indat_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %vram_read_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vram_read

]]></Node>
<StgValue><ssdm name="vram_read_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="55">
<![CDATA[
entry:10 %sext_ln12 = sext i55 %indat_read

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="3" lat="3">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %vram_write = add i64 %sext_ln12, i64 %vram_read_read

]]></Node>
<StgValue><ssdm name="vram_write"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="2" lat="3">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %vram_write = add i64 %sext_ln12, i64 %vram_read_read

]]></Node>
<StgValue><ssdm name="vram_write"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="9" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:1 %specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln11"/></StgValue>
</operation>

<operation id="11" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln8 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln8"/></StgValue>
</operation>

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln8 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %vram_read

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vram_read, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="55">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i55 %indat

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="55" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i55 %indat, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="3">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %vram_write = add i64 %sext_ln12, i64 %vram_read_read

]]></Node>
<StgValue><ssdm name="vram_write"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="64">
<![CDATA[
entry:12 %ret_ln18 = ret i64 %vram_write

]]></Node>
<StgValue><ssdm name="ret_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="24" name="vram_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="vram_read"/></StgValue>
</port>
<port id="25" name="indat" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="indat"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="27" from="_ssdm_op_Read.ap_auto.i55" to="indat_read" fromId="26" toId="4">
</dataflow>
<dataflow id="28" from="indat" to="indat_read" fromId="25" toId="4">
</dataflow>
<dataflow id="30" from="_ssdm_op_Read.ap_auto.i64" to="vram_read_read" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="vram_read" to="vram_read_read" fromId="24" toId="5">
</dataflow>
<dataflow id="32" from="indat_read" to="sext_ln12" fromId="4" toId="6">
</dataflow>
<dataflow id="33" from="sext_ln12" to="vram_write" fromId="6" toId="7">
</dataflow>
<dataflow id="34" from="vram_read_read" to="vram_write" fromId="5" toId="7">
</dataflow>
<dataflow id="35" from="sext_ln12" to="vram_write" fromId="6" toId="8">
</dataflow>
<dataflow id="36" from="vram_read_read" to="vram_write" fromId="5" toId="8">
</dataflow>
<dataflow id="38" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="37" toId="9">
</dataflow>
<dataflow id="40" from="StgValue_39" to="specbitsmap_ln0" fromId="39" toId="9">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecPipeline" to="specpipeline_ln11" fromId="41" toId="10">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specpipeline_ln11" fromId="43" toId="10">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specpipeline_ln11" fromId="45" toId="10">
</dataflow>
<dataflow id="47" from="StgValue_45" to="specpipeline_ln11" fromId="45" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_45" to="specpipeline_ln11" fromId="45" toId="10">
</dataflow>
<dataflow id="50" from="empty_0" to="specpipeline_ln11" fromId="49" toId="10">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln8" fromId="51" toId="11">
</dataflow>
<dataflow id="54" from="empty_1" to="spectopmodule_ln8" fromId="53" toId="11">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecInterface" to="specinterface_ln8" fromId="55" toId="12">
</dataflow>
<dataflow id="57" from="StgValue_45" to="specinterface_ln8" fromId="45" toId="12">
</dataflow>
<dataflow id="59" from="empty_2" to="specinterface_ln8" fromId="58" toId="12">
</dataflow>
<dataflow id="60" from="StgValue_45" to="specinterface_ln8" fromId="45" toId="12">
</dataflow>
<dataflow id="61" from="StgValue_45" to="specinterface_ln8" fromId="45" toId="12">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln8" fromId="49" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_45" to="specinterface_ln8" fromId="45" toId="12">
</dataflow>
<dataflow id="64" from="StgValue_45" to="specinterface_ln8" fromId="45" toId="12">
</dataflow>
<dataflow id="65" from="empty_0" to="specinterface_ln8" fromId="49" toId="12">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln8" fromId="49" toId="12">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln8" fromId="49" toId="12">
</dataflow>
<dataflow id="68" from="StgValue_45" to="specinterface_ln8" fromId="45" toId="12">
</dataflow>
<dataflow id="69" from="StgValue_45" to="specinterface_ln8" fromId="45" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_45" to="specinterface_ln8" fromId="45" toId="12">
</dataflow>
<dataflow id="71" from="StgValue_45" to="specinterface_ln8" fromId="45" toId="12">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln8" fromId="49" toId="12">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln8" fromId="49" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_43" to="specinterface_ln8" fromId="43" toId="12">
</dataflow>
<dataflow id="75" from="StgValue_45" to="specinterface_ln8" fromId="45" toId="12">
</dataflow>
<dataflow id="76" from="StgValue_45" to="specinterface_ln8" fromId="45" toId="12">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="37" toId="13">
</dataflow>
<dataflow id="78" from="vram_read" to="specbitsmap_ln0" fromId="24" toId="13">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="14">
</dataflow>
<dataflow id="80" from="vram_read" to="specinterface_ln0" fromId="24" toId="14">
</dataflow>
<dataflow id="82" from="empty" to="specinterface_ln0" fromId="81" toId="14">
</dataflow>
<dataflow id="83" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="14">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="49" toId="14">
</dataflow>
<dataflow id="86" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="14">
</dataflow>
<dataflow id="87" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="14">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="49" toId="14">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="49" toId="14">
</dataflow>
<dataflow id="90" from="empty_0" to="specinterface_ln0" fromId="49" toId="14">
</dataflow>
<dataflow id="91" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="14">
</dataflow>
<dataflow id="93" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="14">
</dataflow>
<dataflow id="94" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="14">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="49" toId="14">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="49" toId="14">
</dataflow>
<dataflow id="97" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="14">
</dataflow>
<dataflow id="98" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="14">
</dataflow>
<dataflow id="99" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="14">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="37" toId="15">
</dataflow>
<dataflow id="101" from="indat" to="specbitsmap_ln0" fromId="25" toId="15">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="55" toId="16">
</dataflow>
<dataflow id="103" from="indat" to="specinterface_ln0" fromId="25" toId="16">
</dataflow>
<dataflow id="104" from="empty" to="specinterface_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="105" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="16">
</dataflow>
<dataflow id="106" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="16">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="49" toId="16">
</dataflow>
<dataflow id="108" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="16">
</dataflow>
<dataflow id="109" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="16">
</dataflow>
<dataflow id="110" from="empty_0" to="specinterface_ln0" fromId="49" toId="16">
</dataflow>
<dataflow id="111" from="empty_0" to="specinterface_ln0" fromId="49" toId="16">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="49" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="16">
</dataflow>
<dataflow id="114" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="16">
</dataflow>
<dataflow id="115" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="16">
</dataflow>
<dataflow id="116" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="16">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="49" toId="16">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="49" toId="16">
</dataflow>
<dataflow id="119" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="16">
</dataflow>
<dataflow id="120" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_45" to="specinterface_ln0" fromId="45" toId="16">
</dataflow>
<dataflow id="122" from="sext_ln12" to="vram_write" fromId="6" toId="17">
</dataflow>
<dataflow id="123" from="vram_read_read" to="vram_write" fromId="5" toId="17">
</dataflow>
<dataflow id="124" from="vram_write" to="ret_ln18" fromId="17" toId="18">
</dataflow>
</dataflows>


</stg>
