// Seed: 4183612651
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output wire id_2,
    output uwire id_3
);
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1
    , id_4,
    output wand  id_2
);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
  wire id_5, id_6, id_7;
  localparam id_8 = "";
  always @(id_0 or id_6) begin : LABEL_0
    if (1) id_1 <= id_4;
  end
  bufif1 primCall (id_2, id_4, id_0);
endmodule
module module_2 (
    input  tri1  id_0,
    input  tri1  id_1,
    output tri1  id_2,
    input  tri   id_3,
    output wire  id_4,
    input  tri1  id_5,
    input  wor   id_6,
    output uwire id_7
);
  wire id_9;
  logic [7:0] id_10;
  assign id_10[1] = -1'b0;
  assign id_7 = -1;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
