// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "LC3")
  (DATE "02/27/2019 12:11:27")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1490:1490:1490) (1723:1723:1723))
        (PORT oe (1369:1369:1369) (1587:1587:1587))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1720:1720:1720) (1916:1916:1916))
        (PORT oe (1103:1103:1103) (1290:1290:1290))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1576:1576:1576) (1825:1825:1825))
        (PORT oe (1103:1103:1103) (1290:1290:1290))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2100:2100:2100) (2399:2399:2399))
        (PORT oe (1827:1827:1827) (2133:2133:2133))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
        (IOPATH oe o (1654:1654:1654) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1390:1390:1390) (1607:1607:1607))
        (PORT oe (1298:1298:1298) (1501:1501:1501))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1517:1517:1517) (1725:1725:1725))
        (PORT oe (1973:1973:1973) (2275:2275:2275))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1615:1615:1615) (1818:1818:1818))
        (PORT oe (1945:1945:1945) (2244:2244:2244))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1777:1777:1777) (2035:2035:2035))
        (PORT oe (2063:2063:2063) (2376:2376:2376))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1613:1613:1613) (1843:1843:1843))
        (PORT oe (1945:1945:1945) (2244:2244:2244))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1638:1638:1638) (1869:1869:1869))
        (PORT oe (2191:2191:2191) (2547:2547:2547))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
        (IOPATH oe o (1654:1654:1654) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1392:1392:1392) (1572:1572:1572))
        (PORT oe (1298:1298:1298) (1501:1501:1501))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1651:1651:1651) (1922:1922:1922))
        (PORT oe (1298:1298:1298) (1501:1501:1501))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1086:1086:1086) (1218:1218:1218))
        (PORT oe (1973:1973:1973) (2275:2275:2275))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1815:1815:1815) (2017:2017:2017))
        (PORT oe (1945:1945:1945) (2244:2244:2244))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (938:938:938) (1059:1059:1059))
        (PORT oe (2191:2191:2191) (2547:2547:2547))
        (IOPATH i o (1525:1525:1525) (1530:1530:1530))
        (IOPATH oe o (1599:1599:1599) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE Bus\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1689:1689:1689) (1892:1892:1892))
        (PORT oe (1369:1369:1369) (1587:1587:1587))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
        (IOPATH oe o (1647:1647:1647) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1746:1746:1746) (2031:2031:2031))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1843:1843:1843) (2091:2091:2091))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1505:1505:1505) (1738:1738:1738))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1419:1419:1419) (1662:1662:1662))
        (IOPATH i o (2495:2495:2495) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1809:1809:1809) (2074:2074:2074))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1253:1253:1253) (1423:1423:1423))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1994:1994:1994) (2192:2192:2192))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1281:1281:1281) (1443:1443:1443))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1391:1391:1391) (1586:1586:1586))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1414:1414:1414) (1609:1609:1609))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2085:2085:2085) (2384:2384:2384))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1768:1768:1768) (2014:2014:2014))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1835:1835:1835) (2084:2084:2084))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1251:1251:1251) (1431:1431:1431))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1554:1554:1554) (1750:1750:1750))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE IR\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1413:1413:1413) (1640:1640:1640))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1752:1752:1752) (2023:2023:2023))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1674:1674:1674) (1884:1884:1884))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1029:1029:1029) (1188:1188:1188))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1217:1217:1217) (1381:1381:1381))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1733:1733:1733) (2003:2003:2003))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1179:1179:1179) (1341:1341:1341))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1330:1330:1330) (1526:1526:1526))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1978:1978:1978) (2238:2238:2238))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2545:2545:2545) (2918:2918:2918))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1223:1223:1223) (1412:1412:1412))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1690:1690:1690) (1940:1940:1940))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1641:1641:1641) (1865:1865:1865))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1302:1302:1302) (1500:1500:1500))
        (IOPATH i o (1619:1619:1619) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1716:1716:1716) (1960:1960:1960))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1615:1615:1615) (1816:1816:1816))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE PC\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1661:1661:1661) (1880:1880:1880))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1761:1761:1761) (1559:1559:1559))
        (IOPATH i o (1595:1595:1595) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1151:1151:1151) (1005:1005:1005))
        (IOPATH i o (1614:1614:1614) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2295:2295:2295) (2033:2033:2033))
        (IOPATH i o (1565:1565:1565) (1562:1562:1562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1132:1132:1132) (982:982:982))
        (IOPATH i o (1625:1625:1625) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1542:1542:1542) (1760:1760:1760))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE current_state\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1803:1803:1803) (1601:1601:1601))
        (IOPATH i o (1605:1605:1605) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1886:1886:1886) (2134:2134:2134))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1943:1943:1943) (2163:2163:2163))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1473:1473:1473) (1606:1606:1606))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (892:892:892) (1027:1027:1027))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (723:723:723) (840:840:840))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1002:1002:1002) (1143:1143:1143))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (853:853:853) (978:978:978))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1590:1590:1590) (1829:1829:1829))
        (IOPATH i o (2505:2505:2505) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1882:1882:1882) (2140:2140:2140))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1688:1688:1688) (1933:1933:1933))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (872:872:872) (1005:1005:1005))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1526:1526:1526) (1699:1699:1699))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1521:1521:1521) (1708:1708:1708))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1552:1552:1552) (1739:1739:1739))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1607:1607:1607) (1823:1823:1823))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE memOut\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (856:856:856) (984:984:984))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1640:1640:1640) (1922:1922:1922))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1202:1202:1202) (1409:1409:1409))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1392:1392:1392) (1613:1613:1613))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1737:1737:1737) (2002:2002:2002))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1651:1651:1651) (1937:1937:1937))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1531:1531:1531) (1812:1812:1812))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1382:1382:1382) (1615:1615:1615))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1404:1404:1404) (1664:1664:1664))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1661:1661:1661) (1934:1934:1934))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1387:1387:1387) (1619:1619:1619))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1874:1874:1874) (2171:2171:2171))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1454:1454:1454) (1710:1710:1710))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2317:2317:2317) (2664:2664:2664))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1856:1856:1856) (2086:2086:2086))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1844:1844:1844) (2084:2084:2084))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MAROut\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1615:1615:1615) (1805:1805:1805))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1914:1914:1914) (2211:2211:2211))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1623:1623:1623) (1871:1871:1871))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2072:2072:2072) (2294:2294:2294))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1076:1076:1076) (1259:1259:1259))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1596:1596:1596) (1833:1833:1833))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1543:1543:1543) (1796:1796:1796))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1501:1501:1501) (1738:1738:1738))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2306:2306:2306) (2653:2653:2653))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1920:1920:1920) (2225:2225:2225))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1217:1217:1217) (1421:1421:1421))
        (IOPATH i o (1642:1642:1642) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1409:1409:1409) (1643:1643:1643))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1162:1162:1162) (1321:1321:1321))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1899:1899:1899) (2201:2201:2201))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1908:1908:1908) (2153:2153:2153))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2233:2233:2233) (2537:2537:2537))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE MDROut\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2321:2321:2321) (2626:2626:2626))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (368:368:368) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (417:417:417) (522:522:522))
        (PORT datac (425:425:425) (522:522:522))
        (PORT datad (385:385:385) (467:467:467))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (259:259:259))
        (PORT datab (428:428:428) (530:530:530))
        (PORT datac (379:379:379) (464:464:464))
        (PORT datad (407:407:407) (487:487:487))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaALU\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (500:500:500))
        (PORT datab (528:528:528) (635:635:635))
        (PORT datac (523:523:523) (626:626:626))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (516:516:516) (617:617:617))
        (PORT datad (531:531:531) (635:635:635))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaALU\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (643:643:643))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (342:342:342) (408:408:408))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaALU\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (500:500:500))
        (PORT datab (532:532:532) (639:639:639))
        (PORT datac (519:519:519) (622:622:622))
        (PORT datad (144:144:144) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (662:662:662))
        (PORT datac (357:357:357) (432:432:432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (358:358:358) (433:433:433))
        (PORT datad (530:530:530) (633:633:633))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaALU\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (650:650:650))
        (PORT datab (103:103:103) (133:133:133))
        (PORT datac (511:511:511) (612:612:612))
        (PORT datad (142:142:142) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaALU\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (159:159:159) (215:215:215))
        (PORT datab (118:118:118) (147:147:147))
        (PORT datac (517:517:517) (618:618:618))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaALU\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (466:466:466))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (492:492:492) (587:587:587))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaALU\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (462:462:462))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|enaALU)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaPC\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (517:517:517) (620:620:620))
        (PORT datad (494:494:494) (589:589:589))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (360:360:360))
        (PORT datab (443:443:443) (540:540:540))
        (PORT datac (399:399:399) (497:497:497))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (266:266:266))
        (PORT datab (430:430:430) (533:533:533))
        (PORT datac (378:378:378) (463:463:463))
        (PORT datad (407:407:407) (486:486:486))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (516:516:516))
        (PORT datab (429:429:429) (531:531:531))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (156:156:156) (200:200:200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal9\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (407:407:407) (501:501:501))
        (PORT datad (425:425:425) (526:526:526))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (551:551:551))
        (PORT datab (425:425:425) (520:520:520))
        (PORT datac (435:435:435) (542:542:542))
        (PORT datad (339:339:339) (397:397:397))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (314:314:314))
        (PORT datab (427:427:427) (528:528:528))
        (PORT datac (366:366:366) (421:421:421))
        (PORT datad (331:331:331) (379:379:379))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldPC\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (519:519:519))
        (PORT datad (411:411:411) (503:503:503))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (215:215:215))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|enaPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (660:660:660) (631:631:631))
        (PORT ena (622:622:622) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (270:270:270))
        (PORT datac (126:126:126) (172:172:172))
        (PORT datad (203:203:203) (254:254:254))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (544:544:544) (598:598:598))
        (PORT ena (1063:1063:1063) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|regWE\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (642:642:642))
        (PORT datac (425:425:425) (531:531:531))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (509:509:509))
        (PORT datad (433:433:433) (523:523:523))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (559:559:559))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (638:638:638) (768:768:768))
        (PORT datad (176:176:176) (209:209:209))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (557:557:557))
        (PORT datab (425:425:425) (520:520:520))
        (PORT datac (522:522:522) (619:619:619))
        (PORT datad (431:431:431) (532:532:532))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal8\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (237:237:237))
        (PORT datac (547:547:547) (651:651:651))
        (PORT datad (430:430:430) (520:520:520))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|memWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (554:554:554))
        (PORT datab (196:196:196) (236:236:236))
        (PORT datac (634:634:634) (763:763:763))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (559:559:559))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datac (521:521:521) (618:618:618))
        (PORT datad (338:338:338) (396:396:396))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|memWE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (234:234:234))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (336:336:336))
        (PORT datad (416:416:416) (506:506:506))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (309:309:309))
        (PORT datab (241:241:241) (301:301:301))
        (PORT datac (276:276:276) (348:348:348))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (529:529:529))
        (PORT datab (445:445:445) (548:548:548))
        (PORT datad (403:403:403) (495:495:495))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|aluControl\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (545:545:545))
        (PORT datab (451:451:451) (546:546:546))
        (PORT datac (330:330:330) (383:383:383))
        (PORT datad (99:99:99) (122:122:122))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (558:558:558))
        (PORT datab (436:436:436) (528:528:528))
        (PORT datac (521:521:521) (618:618:618))
        (PORT datad (430:430:430) (531:531:531))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (509:509:509))
        (PORT datac (540:540:540) (642:642:642))
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (447:447:447) (551:551:551))
        (PORT datac (539:539:539) (642:642:642))
        (PORT datad (181:181:181) (210:210:210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (547:547:547))
        (PORT datac (548:548:548) (652:652:652))
        (PORT datad (185:185:185) (215:215:215))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (106:106:106) (130:130:130))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|memWE\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (442:442:442))
        (PORT datab (116:116:116) (145:145:145))
        (PORT datac (520:520:520) (616:616:616))
        (PORT datad (185:185:185) (214:214:214))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|memWE\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (179:179:179))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|memWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode840w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (283:283:283))
        (PORT datab (438:438:438) (537:537:537))
        (PORT datac (204:204:204) (277:277:277))
        (PORT datad (498:498:498) (584:584:584))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode929w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (304:304:304))
        (PORT datac (419:419:419) (518:518:518))
        (PORT datad (191:191:191) (251:251:251))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (701:701:701) (824:824:824))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (350:350:350) (402:402:402))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1106:1106:1106) (1236:1236:1236))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode860w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (286:286:286))
        (PORT datab (452:452:452) (553:553:553))
        (PORT datac (193:193:193) (266:266:266))
        (PORT datad (498:498:498) (585:585:585))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode951w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (283:283:283))
        (PORT datac (435:435:435) (536:536:536))
        (PORT datad (196:196:196) (258:258:258))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldIR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (515:515:515))
        (PORT datab (429:429:429) (531:531:531))
        (PORT datac (178:178:178) (239:239:239))
        (PORT datad (406:406:406) (486:486:486))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldIR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (430:430:430) (533:533:533))
        (PORT datac (378:378:378) (463:463:463))
        (PORT datad (155:155:155) (198:198:198))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldIR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (263:263:263))
        (PORT datab (341:341:341) (399:399:399))
        (PORT datac (109:109:109) (133:133:133))
        (PORT datad (208:208:208) (263:263:263))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldIR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (221:221:221))
        (PORT datab (204:204:204) (243:243:243))
        (PORT datac (124:124:124) (150:150:150))
        (PORT datad (194:194:194) (227:227:227))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|ldIR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_2\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT asdata (655:655:655) (734:734:734))
        (PORT ena (1260:1260:1260) (1410:1410:1410))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[0\]\~45)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldPC\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (312:312:312))
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (225:225:225) (291:291:291))
        (PORT datad (142:142:142) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldPC\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (542:542:542))
        (PORT datab (448:448:448) (552:552:552))
        (PORT datac (386:386:386) (471:471:471))
        (PORT datad (413:413:413) (503:503:503))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldPC\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (472:472:472))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldPC\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (537:537:537))
        (PORT datab (453:453:453) (557:557:557))
        (PORT datac (367:367:367) (450:450:450))
        (PORT datad (398:398:398) (489:489:489))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldPC\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (537:537:537))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (106:106:106) (129:129:129))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldPC\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (448:448:448) (542:542:542))
        (PORT datac (604:604:604) (713:713:713))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldPC\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (642:642:642))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (328:328:328) (380:380:380))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|ldPC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (377:377:377))
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_2\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (480:480:480) (532:532:532))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_1\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT asdata (541:541:541) (598:598:598))
        (PORT ena (1260:1260:1260) (1410:1410:1410))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_1\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (474:474:474) (533:533:533))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_0\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1402:1402:1402))
        (PORT asdata (482:482:482) (520:520:520))
        (PORT ena (1138:1138:1138) (1276:1276:1276))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_0\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (390:390:390) (441:441:441))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (730:730:730))
        (PORT datab (139:139:139) (186:186:186))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (582:582:582))
        (PORT datab (139:139:139) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (459:459:459))
        (PORT datab (140:140:140) (187:187:187))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode823w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (285:285:285))
        (PORT datab (447:447:447) (548:548:548))
        (PORT datac (198:198:198) (272:272:272))
        (PORT datad (498:498:498) (584:584:584))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode911w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (293:293:293))
        (PORT datac (430:430:430) (530:530:530))
        (PORT datad (193:193:193) (256:256:256))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode995w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (302:302:302))
        (PORT datac (421:421:421) (520:520:520))
        (PORT datad (191:191:191) (250:250:250))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_4\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (390:390:390) (440:440:440))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_4\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1402:1402:1402))
        (PORT asdata (550:550:550) (606:606:606))
        (PORT ena (1138:1138:1138) (1276:1276:1276))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_3\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (486:486:486) (544:544:544))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_3\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1444:1444:1444) (1401:1401:1401))
        (PORT asdata (607:607:607) (667:667:667))
        (PORT ena (1260:1260:1260) (1410:1410:1410))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
        (PORT datab (531:531:531) (635:635:635))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (271:271:271))
        (PORT datab (640:640:640) (747:747:747))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (690:690:690) (795:795:795))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1420:1420:1420))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (686:686:686) (793:793:793))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1182:1182:1182) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (248:248:248))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1395:1395:1395))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (830:830:830) (929:929:929))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_6\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (500:500:500) (564:564:564))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|ff_6\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (203:203:203) (245:245:245))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_6\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1405:1405:1405))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (688:688:688) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_5\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (477:477:477) (530:530:530))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (190:190:190))
        (PORT datab (510:510:510) (601:601:601))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (190:190:190))
        (PORT datab (649:649:649) (763:763:763))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|ff_7\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (229:229:229))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_7\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1406:1406:1406))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (614:614:614) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_7\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (389:389:389) (440:440:440))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (603:603:603))
        (PORT datab (140:140:140) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_8\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (488:488:488) (541:541:541))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|ff_8\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (449:449:449) (516:516:516))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_8\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1406:1406:1406))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (614:614:614) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[8\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (659:659:659))
        (PORT datab (140:140:140) (187:187:187))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode880w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (288:288:288))
        (PORT datab (456:456:456) (557:557:557))
        (PORT datac (188:188:188) (260:260:260))
        (PORT datad (499:499:499) (585:585:585))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode973w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (286:286:286))
        (PORT datac (434:434:434) (535:535:535))
        (PORT datad (195:195:195) (258:258:258))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_9\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (629:629:629) (700:700:700))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[9\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (659:659:659))
        (PORT datab (140:140:140) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode890w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (287:287:287))
        (PORT datab (454:454:454) (556:556:556))
        (PORT datac (189:189:189) (263:263:263))
        (PORT datad (499:499:499) (585:585:585))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode984w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (459:459:459) (562:562:562))
        (PORT datad (196:196:196) (259:259:259))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_10\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (377:377:377) (425:425:425))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[10\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (660:660:660))
        (PORT datab (140:140:140) (187:187:187))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_11\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (478:478:478) (531:531:531))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[11\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (542:542:542) (661:661:661))
        (PORT datab (206:206:206) (265:265:265))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (545:545:545) (615:615:615))
        (PORT ena (1554:1554:1554) (1755:1755:1755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (858:858:858) (1007:1007:1007))
        (PORT clk (1373:1373:1373) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1832:1832:1832))
        (PORT d[1] (1982:1982:1982) (2336:2336:2336))
        (PORT d[2] (1461:1461:1461) (1704:1704:1704))
        (PORT d[3] (1832:1832:1832) (2159:2159:2159))
        (PORT d[4] (962:962:962) (1149:1149:1149))
        (PORT d[5] (1475:1475:1475) (1748:1748:1748))
        (PORT d[6] (1170:1170:1170) (1361:1361:1361))
        (PORT d[7] (1130:1130:1130) (1335:1335:1335))
        (PORT d[8] (1457:1457:1457) (1721:1721:1721))
        (PORT d[9] (1173:1173:1173) (1367:1367:1367))
        (PORT d[10] (2105:2105:2105) (2452:2452:2452))
        (PORT d[11] (1462:1462:1462) (1751:1751:1751))
        (PORT d[12] (1794:1794:1794) (2092:2092:2092))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1195:1195:1195))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (PORT d[0] (1620:1620:1620) (1797:1797:1797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1639:1639:1639))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1639:1639:1639))
        (PORT d[1] (1450:1450:1450) (1639:1639:1639))
        (PORT d[2] (1450:1450:1450) (1639:1639:1639))
        (PORT d[3] (1236:1236:1236) (1395:1395:1395))
        (PORT d[4] (1450:1450:1450) (1639:1639:1639))
        (PORT d[5] (1478:1478:1478) (1669:1669:1669))
        (PORT d[6] (1478:1478:1478) (1669:1669:1669))
        (PORT d[7] (1478:1478:1478) (1669:1669:1669))
        (PORT d[8] (1478:1478:1478) (1669:1669:1669))
        (PORT d[9] (1478:1478:1478) (1669:1669:1669))
        (PORT d[10] (1478:1478:1478) (1669:1669:1669))
        (PORT d[11] (1478:1478:1478) (1669:1669:1669))
        (PORT d[12] (1478:1478:1478) (1669:1669:1669))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1158:1158:1158))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1986:1986:1986))
        (PORT d[1] (1995:1995:1995) (2350:2350:2350))
        (PORT d[2] (1318:1318:1318) (1550:1550:1550))
        (PORT d[3] (1840:1840:1840) (2167:2167:2167))
        (PORT d[4] (984:984:984) (1179:1179:1179))
        (PORT d[5] (1469:1469:1469) (1736:1736:1736))
        (PORT d[6] (863:863:863) (1015:1015:1015))
        (PORT d[7] (1125:1125:1125) (1329:1329:1329))
        (PORT d[8] (1114:1114:1114) (1292:1292:1292))
        (PORT d[9] (1339:1339:1339) (1555:1555:1555))
        (PORT d[10] (1941:1941:1941) (2253:2253:2253))
        (PORT d[11] (1463:1463:1463) (1748:1748:1748))
        (PORT d[12] (1792:1792:1792) (2087:2087:2087))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1180:1180:1180))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (1399:1399:1399) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1253:1253:1253))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1253:1253:1253))
        (PORT d[1] (1110:1110:1110) (1253:1253:1253))
        (PORT d[2] (1110:1110:1110) (1253:1253:1253))
        (PORT d[3] (1079:1079:1079) (1219:1219:1219))
        (PORT d[4] (1110:1110:1110) (1253:1253:1253))
        (PORT d[5] (1492:1492:1492) (1689:1689:1689))
        (PORT d[6] (1492:1492:1492) (1689:1689:1689))
        (PORT d[7] (1492:1492:1492) (1689:1689:1689))
        (PORT d[8] (1492:1492:1492) (1689:1689:1689))
        (PORT d[9] (1492:1492:1492) (1689:1689:1689))
        (PORT d[10] (1492:1492:1492) (1689:1689:1689))
        (PORT d[11] (1492:1492:1492) (1689:1689:1689))
        (PORT d[12] (1492:1492:1492) (1689:1689:1689))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (818:818:818) (954:954:954))
        (PORT clk (1383:1383:1383) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (2188:2188:2188))
        (PORT d[1] (1376:1376:1376) (1648:1648:1648))
        (PORT d[2] (1448:1448:1448) (1696:1696:1696))
        (PORT d[3] (2022:2022:2022) (2371:2371:2371))
        (PORT d[4] (1174:1174:1174) (1400:1400:1400))
        (PORT d[5] (888:888:888) (1067:1067:1067))
        (PORT d[6] (896:896:896) (1058:1058:1058))
        (PORT d[7] (947:947:947) (1128:1128:1128))
        (PORT d[8] (1099:1099:1099) (1265:1265:1265))
        (PORT d[9] (485:485:485) (575:575:575))
        (PORT d[10] (1772:1772:1772) (2066:2066:2066))
        (PORT d[11] (1671:1671:1671) (1987:1987:1987))
        (PORT d[12] (1982:1982:1982) (2307:2307:2307))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1123:1123:1123))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT d[0] (1231:1231:1231) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (769:769:769) (866:866:866))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (767:767:767) (866:866:866))
        (PORT d[1] (767:767:767) (866:866:866))
        (PORT d[2] (767:767:767) (866:866:866))
        (PORT d[3] (913:913:913) (1024:1024:1024))
        (PORT d[4] (767:767:767) (866:866:866))
        (PORT d[5] (963:963:963) (1087:1087:1087))
        (PORT d[6] (963:963:963) (1087:1087:1087))
        (PORT d[7] (963:963:963) (1087:1087:1087))
        (PORT d[8] (963:963:963) (1087:1087:1087))
        (PORT d[9] (963:963:963) (1087:1087:1087))
        (PORT d[10] (963:963:963) (1087:1087:1087))
        (PORT d[11] (963:963:963) (1087:1087:1087))
        (PORT d[12] (963:963:963) (1087:1087:1087))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode870w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (281:281:281))
        (PORT datab (443:443:443) (543:543:543))
        (PORT datac (201:201:201) (274:274:274))
        (PORT datad (498:498:498) (584:584:584))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode962w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (305:305:305))
        (PORT datac (416:416:416) (514:514:514))
        (PORT datad (191:191:191) (252:252:252))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (1132:1132:1132))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (2034:2034:2034))
        (PORT d[1] (1391:1391:1391) (1660:1660:1660))
        (PORT d[2] (1607:1607:1607) (1868:1868:1868))
        (PORT d[3] (2016:2016:2016) (2365:2365:2365))
        (PORT d[4] (1152:1152:1152) (1370:1370:1370))
        (PORT d[5] (875:875:875) (1048:1048:1048))
        (PORT d[6] (885:885:885) (1042:1042:1042))
        (PORT d[7] (954:954:954) (1137:1137:1137))
        (PORT d[8] (1101:1101:1101) (1270:1270:1270))
        (PORT d[9] (1337:1337:1337) (1551:1551:1551))
        (PORT d[10] (1922:1922:1922) (2235:2235:2235))
        (PORT d[11] (1653:1653:1653) (1966:1966:1966))
        (PORT d[12] (1900:1900:1900) (2227:2227:2227))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1205:1205:1205))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT d[0] (1422:1422:1422) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1236:1236:1236))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1236:1236:1236))
        (PORT d[1] (1098:1098:1098) (1236:1236:1236))
        (PORT d[2] (1098:1098:1098) (1236:1236:1236))
        (PORT d[3] (1068:1068:1068) (1202:1202:1202))
        (PORT d[4] (1098:1098:1098) (1236:1236:1236))
        (PORT d[5] (1117:1117:1117) (1262:1262:1262))
        (PORT d[6] (1117:1117:1117) (1262:1262:1262))
        (PORT d[7] (1117:1117:1117) (1262:1262:1262))
        (PORT d[8] (1117:1117:1117) (1262:1262:1262))
        (PORT d[9] (1117:1117:1117) (1262:1262:1262))
        (PORT d[10] (1117:1117:1117) (1262:1262:1262))
        (PORT d[11] (1117:1117:1117) (1262:1262:1262))
        (PORT d[12] (1117:1117:1117) (1262:1262:1262))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1496:1496:1496))
        (PORT datab (345:345:345) (394:394:394))
        (PORT datac (1349:1349:1349) (1577:1577:1577))
        (PORT datad (505:505:505) (577:577:577))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1496:1496:1496))
        (PORT datab (685:685:685) (778:778:778))
        (PORT datac (496:496:496) (567:567:567))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (801:801:801) (925:925:925))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2281:2281:2281))
        (PORT d[1] (1007:1007:1007) (1170:1170:1170))
        (PORT d[2] (1800:1800:1800) (2092:2092:2092))
        (PORT d[3] (1347:1347:1347) (1557:1557:1557))
        (PORT d[4] (1359:1359:1359) (1610:1610:1610))
        (PORT d[5] (862:862:862) (1032:1032:1032))
        (PORT d[6] (1090:1090:1090) (1278:1278:1278))
        (PORT d[7] (1580:1580:1580) (1856:1856:1856))
        (PORT d[8] (1286:1286:1286) (1485:1485:1485))
        (PORT d[9] (676:676:676) (798:798:798))
        (PORT d[10] (1578:1578:1578) (1842:1842:1842))
        (PORT d[11] (1851:1851:1851) (2191:2191:2191))
        (PORT d[12] (2172:2172:2172) (2523:2523:2523))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (886:886:886) (970:970:970))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (1179:1179:1179) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (2225:2225:2225))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (2225:2225:2225))
        (PORT d[1] (1910:1910:1910) (2225:2225:2225))
        (PORT d[2] (1910:1910:1910) (2225:2225:2225))
        (PORT d[3] (1688:1688:1688) (1974:1974:1974))
        (PORT d[4] (1910:1910:1910) (2225:2225:2225))
        (PORT d[5] (1600:1600:1600) (1873:1873:1873))
        (PORT d[6] (1600:1600:1600) (1873:1873:1873))
        (PORT d[7] (1600:1600:1600) (1873:1873:1873))
        (PORT d[8] (1600:1600:1600) (1873:1873:1873))
        (PORT d[9] (1600:1600:1600) (1873:1873:1873))
        (PORT d[10] (1600:1600:1600) (1873:1873:1873))
        (PORT d[11] (1600:1600:1600) (1873:1873:1873))
        (PORT d[12] (1600:1600:1600) (1873:1873:1873))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1004:1004:1004) (1170:1170:1170))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1815:1815:1815))
        (PORT d[1] (1818:1818:1818) (2150:2150:2150))
        (PORT d[2] (1322:1322:1322) (1550:1550:1550))
        (PORT d[3] (1823:1823:1823) (2140:2140:2140))
        (PORT d[4] (964:964:964) (1154:1154:1154))
        (PORT d[5] (1473:1473:1473) (1748:1748:1748))
        (PORT d[6] (1169:1169:1169) (1361:1361:1361))
        (PORT d[7] (1304:1304:1304) (1533:1533:1533))
        (PORT d[8] (1648:1648:1648) (1946:1946:1946))
        (PORT d[9] (1155:1155:1155) (1340:1340:1340))
        (PORT d[10] (2106:2106:2106) (2453:2453:2453))
        (PORT d[11] (1448:1448:1448) (1730:1730:1730))
        (PORT d[12] (1771:1771:1771) (2063:2063:2063))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1253:1253:1253))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (PORT d[0] (1579:1579:1579) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1616:1616:1616))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1616:1616:1616))
        (PORT d[1] (1433:1433:1433) (1616:1616:1616))
        (PORT d[2] (1433:1433:1433) (1616:1616:1616))
        (PORT d[3] (1238:1238:1238) (1395:1395:1395))
        (PORT d[4] (1433:1433:1433) (1616:1616:1616))
        (PORT d[5] (1471:1471:1471) (1661:1661:1661))
        (PORT d[6] (1471:1471:1471) (1661:1661:1661))
        (PORT d[7] (1471:1471:1471) (1661:1661:1661))
        (PORT d[8] (1471:1471:1471) (1661:1661:1661))
        (PORT d[9] (1471:1471:1471) (1661:1661:1661))
        (PORT d[10] (1471:1471:1471) (1661:1661:1661))
        (PORT d[11] (1471:1471:1471) (1661:1661:1661))
        (PORT d[12] (1471:1471:1471) (1661:1661:1661))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode850w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (282:282:282))
        (PORT datab (441:441:441) (540:540:540))
        (PORT datac (202:202:202) (276:276:276))
        (PORT datad (498:498:498) (584:584:584))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|rden_decode_a\|w_anode940w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (302:302:302))
        (PORT datab (446:446:446) (546:546:546))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (834:834:834) (969:969:969))
        (PORT clk (1384:1384:1384) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (2208:2208:2208))
        (PORT d[1] (824:824:824) (960:960:960))
        (PORT d[2] (1614:1614:1614) (1881:1881:1881))
        (PORT d[3] (1416:1416:1416) (1631:1631:1631))
        (PORT d[4] (1330:1330:1330) (1571:1571:1571))
        (PORT d[5] (853:853:853) (1022:1022:1022))
        (PORT d[6] (1064:1064:1064) (1249:1249:1249))
        (PORT d[7] (929:929:929) (1104:1104:1104))
        (PORT d[8] (1287:1287:1287) (1491:1491:1491))
        (PORT d[9] (664:664:664) (785:785:785))
        (PORT d[10] (1578:1578:1578) (1837:1837:1837))
        (PORT d[11] (1658:1658:1658) (1973:1973:1973))
        (PORT d[12] (2160:2160:2160) (2511:2511:2511))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1132:1132:1132))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT d[0] (1333:1333:1333) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2240:2240:2240))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (2240:2240:2240))
        (PORT d[1] (1924:1924:1924) (2240:2240:2240))
        (PORT d[2] (1924:1924:1924) (2240:2240:2240))
        (PORT d[3] (1906:1906:1906) (2220:2220:2220))
        (PORT d[4] (1924:1924:1924) (2240:2240:2240))
        (PORT d[5] (1780:1780:1780) (2080:2080:2080))
        (PORT d[6] (1780:1780:1780) (2080:2080:2080))
        (PORT d[7] (1780:1780:1780) (2080:2080:2080))
        (PORT d[8] (1780:1780:1780) (2080:2080:2080))
        (PORT d[9] (1780:1780:1780) (2080:2080:2080))
        (PORT d[10] (1780:1780:1780) (2080:2080:2080))
        (PORT d[11] (1780:1780:1780) (2080:2080:2080))
        (PORT d[12] (1780:1780:1780) (2080:2080:2080))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (836:836:836) (985:985:985))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (2016:2016:2016))
        (PORT d[1] (2004:2004:2004) (2361:2361:2361))
        (PORT d[2] (1461:1461:1461) (1705:1705:1705))
        (PORT d[3] (2009:2009:2009) (2350:2350:2350))
        (PORT d[4] (1154:1154:1154) (1373:1373:1373))
        (PORT d[5] (1045:1045:1045) (1245:1245:1245))
        (PORT d[6] (874:874:874) (1032:1032:1032))
        (PORT d[7] (950:950:950) (1128:1128:1128))
        (PORT d[8] (1396:1396:1396) (1608:1608:1608))
        (PORT d[9] (1346:1346:1346) (1563:1563:1563))
        (PORT d[10] (1922:1922:1922) (2236:2236:2236))
        (PORT d[11] (1484:1484:1484) (1772:1772:1772))
        (PORT d[12] (1952:1952:1952) (2271:2271:2271))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1159:1159:1159))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (1476:1476:1476) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1224:1224:1224))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1224:1224:1224))
        (PORT d[1] (1085:1085:1085) (1224:1224:1224))
        (PORT d[2] (1085:1085:1085) (1224:1224:1224))
        (PORT d[3] (1067:1067:1067) (1204:1204:1204))
        (PORT d[4] (1085:1085:1085) (1224:1224:1224))
        (PORT d[5] (1111:1111:1111) (1245:1245:1245))
        (PORT d[6] (1111:1111:1111) (1245:1245:1245))
        (PORT d[7] (1111:1111:1111) (1245:1245:1245))
        (PORT d[8] (1111:1111:1111) (1245:1245:1245))
        (PORT d[9] (1111:1111:1111) (1245:1245:1245))
        (PORT d[10] (1111:1111:1111) (1245:1245:1245))
        (PORT d[11] (1111:1111:1111) (1245:1245:1245))
        (PORT d[12] (1111:1111:1111) (1245:1245:1245))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1287:1287:1287))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (411:411:411))
        (PORT datab (1442:1442:1442) (1698:1698:1698))
        (PORT datac (1356:1356:1356) (1587:1587:1587))
        (PORT datad (520:520:520) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (592:592:592))
        (PORT datab (1367:1367:1367) (1600:1600:1600))
        (PORT datac (651:651:651) (734:734:734))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (487:487:487))
        (PORT datab (754:754:754) (853:853:853))
        (PORT datad (556:556:556) (627:627:627))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|selMDR\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (124:124:124) (156:156:156))
        (PORT datad (195:195:195) (228:228:228))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|selMDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (460:460:460) (495:495:495))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldMDR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (510:510:510))
        (PORT datac (539:539:539) (642:642:642))
        (PORT datad (434:434:434) (525:525:525))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldMDR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (554:554:554))
        (PORT datab (535:535:535) (636:636:636))
        (PORT datac (434:434:434) (541:541:541))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldMDR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (107:107:107) (139:139:139))
        (PORT datab (212:212:212) (251:251:251))
        (PORT datad (112:112:112) (133:133:133))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|ldMDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (460:460:460) (495:495:495))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (281:281:281) (301:301:301))
        (PORT sload (1080:1080:1080) (961:961:961))
        (PORT ena (1121:1121:1121) (1282:1282:1282))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|aluControl\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (544:544:544))
        (PORT datac (432:432:432) (521:521:521))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|aluControl\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (260:260:260))
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (359:359:359) (415:415:415))
        (PORT datad (170:170:170) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|aluControl\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1449:1449:1449))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (640:640:640) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|aluControl\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (617:617:617))
        (PORT datab (466:466:466) (535:535:535))
        (PORT datac (328:328:328) (381:381:381))
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|aluControl\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1415:1415:1415) (1449:1449:1449))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (640:640:640) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (782:782:782) (908:908:908))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (466:466:466))
        (PORT datab (532:532:532) (639:639:639))
        (PORT datac (515:515:515) (609:609:609))
        (PORT datad (493:493:493) (588:588:588))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (469:469:469))
        (PORT datab (535:535:535) (642:642:642))
        (PORT datac (516:516:516) (611:611:611))
        (PORT datad (495:495:495) (590:590:590))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (649:649:649))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (346:346:346) (411:411:411))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (961:961:961) (1070:1070:1070))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1023:1023:1023) (1202:1202:1202))
        (PORT datad (620:620:620) (724:724:724))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (967:967:967) (1074:1074:1074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|ff_9\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (301:301:301) (352:352:352))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_9\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1447:1447:1447) (1405:1405:1405))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (688:688:688) (765:765:765))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (393:393:393) (486:486:486))
        (PORT datad (604:604:604) (709:709:709))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (528:528:528))
        (PORT datab (444:444:444) (538:538:538))
        (PORT datac (603:603:603) (709:709:709))
        (PORT datad (430:430:430) (527:527:527))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (527:527:527))
        (PORT datab (439:439:439) (532:532:532))
        (PORT datac (601:601:601) (707:707:707))
        (PORT datad (434:434:434) (532:532:532))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (538:538:538))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (383:383:383) (468:468:468))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|DR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (933:933:933) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|regWE\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (642:642:642))
        (PORT datab (153:153:153) (205:205:205))
        (PORT datac (349:349:349) (420:420:420))
        (PORT datad (137:137:137) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|regWE\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (152:152:152) (193:193:193))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|regWE\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (643:643:643))
        (PORT datab (151:151:151) (204:204:204))
        (PORT datad (150:150:150) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|regWE\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (443:443:443))
        (PORT datab (164:164:164) (215:215:215))
        (PORT datac (137:137:137) (183:183:183))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|regWE\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (246:246:246) (316:316:316))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|regWE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (416:416:416) (465:465:465))
        (PORT sload (607:607:607) (560:560:560))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|ff_11\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (312:312:312) (358:358:358))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_11\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1398:1398:1398))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (796:796:796))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (620:620:620) (732:732:732))
        (PORT datad (478:478:478) (582:582:582))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|DR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (933:933:933) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|ff_10\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (294:294:294) (342:342:342))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_10\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1398:1398:1398))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (710:710:710) (796:796:796))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|DR\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (479:479:479) (573:573:573))
        (PORT datad (602:602:602) (708:708:708))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|DR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (933:933:933) (1034:1034:1034))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (901:901:901))
        (PORT datab (530:530:530) (621:621:621))
        (PORT datac (689:689:689) (809:809:809))
        (PORT datad (912:912:912) (1068:1068:1068))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_11\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1390:1390:1390))
        (PORT asdata (546:546:546) (604:604:604))
        (PORT ena (942:942:942) (1044:1044:1044))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (900:900:900))
        (PORT datab (529:529:529) (620:620:620))
        (PORT datac (688:688:688) (808:808:808))
        (PORT datad (910:910:910) (1067:1067:1067))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_11\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1381:1381:1381))
        (PORT asdata (548:548:548) (616:616:616))
        (PORT ena (774:774:774) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (898:898:898))
        (PORT datab (527:527:527) (618:618:618))
        (PORT datac (683:683:683) (801:801:801))
        (PORT datad (906:906:906) (1063:1063:1063))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_11\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (544:544:544) (601:601:601))
        (PORT ena (1073:1073:1073) (1184:1184:1184))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (898:898:898))
        (PORT datab (527:527:527) (618:618:618))
        (PORT datac (683:683:683) (802:802:802))
        (PORT datad (907:907:907) (1063:1063:1063))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_11\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (547:547:547) (615:615:615))
        (PORT ena (916:916:916) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (759:759:759) (883:883:883))
        (PORT datad (1012:1012:1012) (1181:1181:1181))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (967:967:967) (1074:1074:1074))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (411:411:411))
        (PORT datab (639:639:639) (763:763:763))
        (PORT datad (251:251:251) (315:315:315))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (397:397:397))
        (PORT datab (625:625:625) (729:729:729))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (811:811:811))
        (PORT datab (869:869:869) (1011:1011:1011))
        (PORT datac (610:610:610) (725:725:725))
        (PORT datad (626:626:626) (751:751:751))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_11\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1396:1396:1396))
        (PORT asdata (675:675:675) (752:752:752))
        (PORT ena (1483:1483:1483) (1666:1666:1666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|ff_11\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (325:325:325) (375:375:375))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (811:811:811))
        (PORT datab (869:869:869) (1012:1012:1012))
        (PORT datac (610:610:610) (726:726:726))
        (PORT datad (627:627:627) (752:752:752))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_11\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (763:763:763))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (621:621:621))
        (PORT datab (439:439:439) (537:537:537))
        (PORT datad (627:627:627) (736:736:736))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (901:901:901))
        (PORT datab (530:530:530) (621:621:621))
        (PORT datac (689:689:689) (809:809:809))
        (PORT datad (911:911:911) (1068:1068:1068))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_11\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1411:1411:1411))
        (PORT asdata (677:677:677) (753:753:753))
        (PORT ena (957:957:957) (1061:1061:1061))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|comb\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (812:812:812))
        (PORT datab (871:871:871) (1013:1013:1013))
        (PORT datac (611:611:611) (727:727:727))
        (PORT datad (628:628:628) (753:753:753))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_11\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (959:959:959) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (615:615:615))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (706:706:706) (809:809:809))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (442:442:442))
        (PORT datab (544:544:544) (656:656:656))
        (PORT datac (339:339:339) (401:401:401))
        (PORT datad (341:341:341) (401:401:401))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[11\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (211:211:211))
        (PORT datab (545:545:545) (657:657:657))
        (PORT datac (90:90:90) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (787:787:787))
        (PORT datab (435:435:435) (527:527:527))
        (PORT datac (355:355:355) (418:418:418))
        (PORT datad (203:203:203) (234:234:234))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (536:536:536))
        (PORT datad (467:467:467) (550:550:550))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (734:734:734))
        (PORT datab (397:397:397) (490:490:490))
        (PORT datac (355:355:355) (414:414:414))
        (PORT datad (175:175:175) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (529:529:529))
        (PORT datab (449:449:449) (543:543:543))
        (PORT datac (604:604:604) (713:713:713))
        (PORT datad (427:427:427) (525:525:525))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (530:530:530))
        (PORT datab (450:450:450) (544:544:544))
        (PORT datac (605:605:605) (713:713:713))
        (PORT datad (426:426:426) (524:524:524))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (521:521:521))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (414:414:414) (510:510:510))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (981:981:981) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\~11)
    (DELAY
      (ABSOLUTE
        (PORT datac (361:361:361) (417:417:417))
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (734:734:734))
        (PORT datab (987:987:987) (1170:1170:1170))
        (PORT datac (355:355:355) (415:415:415))
        (PORT datad (459:459:459) (532:532:532))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (981:981:981) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (360:360:360) (415:415:415))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|SR1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (608:608:608))
        (PORT datab (522:522:522) (613:613:613))
        (PORT datac (335:335:335) (393:393:393))
        (PORT datad (481:481:481) (571:571:571))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|SR1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1198:1198:1198) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (981:981:981) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (257:257:257))
        (PORT datab (555:555:555) (666:666:666))
        (PORT datac (459:459:459) (540:540:540))
        (PORT datad (572:572:572) (693:693:693))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (724:724:724))
        (PORT datab (680:680:680) (782:782:782))
        (PORT datac (785:785:785) (916:916:916))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (723:723:723))
        (PORT datab (556:556:556) (667:667:667))
        (PORT datad (745:745:745) (852:852:852))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (831:831:831))
        (PORT datab (627:627:627) (727:727:727))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[11\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (813:813:813) (944:944:944))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_10\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (959:959:959) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_10\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1411:1411:1411))
        (PORT asdata (550:550:550) (614:614:614))
        (PORT ena (957:957:957) (1061:1061:1061))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_10\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1396:1396:1396))
        (PORT asdata (550:550:550) (614:614:614))
        (PORT ena (1483:1483:1483) (1666:1666:1666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|ff_10\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (184:184:184) (221:221:221))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_10\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (763:763:763))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (577:577:577))
        (PORT datab (369:369:369) (451:451:451))
        (PORT datac (274:274:274) (346:346:346))
        (PORT datad (275:275:275) (338:338:338))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (463:463:463))
        (PORT datab (356:356:356) (438:438:438))
        (PORT datac (365:365:365) (443:443:443))
        (PORT datad (257:257:257) (293:293:293))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_10\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (529:529:529) (596:596:596))
        (PORT ena (1122:1122:1122) (1248:1248:1248))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_10\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1381:1381:1381))
        (PORT asdata (512:512:512) (566:566:566))
        (PORT ena (774:774:774) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_10\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (514:514:514) (568:568:568))
        (PORT ena (916:916:916) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_10\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (530:530:530) (596:596:596))
        (PORT ena (1072:1072:1072) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (624:624:624))
        (PORT datab (402:402:402) (489:489:489))
        (PORT datad (277:277:277) (341:341:341))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (762:762:762))
        (PORT datab (431:431:431) (521:521:521))
        (PORT datad (167:167:167) (197:197:197))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[10\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (583:583:583))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (400:400:400))
        (PORT datab (311:311:311) (374:374:374))
        (PORT datad (255:255:255) (320:320:320))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (400:400:400))
        (PORT datab (344:344:344) (411:411:411))
        (PORT datad (284:284:284) (327:327:327))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (651:651:651))
        (PORT datab (437:437:437) (534:534:534))
        (PORT datad (482:482:482) (593:593:593))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (623:623:623))
        (PORT datab (528:528:528) (629:629:629))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (442:442:442))
        (PORT datab (544:544:544) (655:655:655))
        (PORT datac (335:335:335) (387:387:387))
        (PORT datad (335:335:335) (394:394:394))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[10\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (543:543:543) (655:655:655))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_9\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (662:662:662) (743:743:743))
        (PORT ena (1122:1122:1122) (1248:1248:1248))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_9\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1381:1381:1381))
        (PORT asdata (651:651:651) (729:729:729))
        (PORT ena (774:774:774) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|ff_9\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (487:487:487) (568:568:568))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_9\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1072:1072:1072) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_9\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (648:648:648) (725:725:725))
        (PORT ena (916:916:916) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (413:413:413))
        (PORT datab (219:219:219) (276:276:276))
        (PORT datad (250:250:250) (314:314:314))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (399:399:399))
        (PORT datab (330:330:330) (399:399:399))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_9\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (941:941:941) (1039:1039:1039))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_9\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1411:1411:1411))
        (PORT asdata (516:516:516) (576:576:576))
        (PORT ena (957:957:957) (1061:1061:1061))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|ff_9\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (288:288:288) (331:331:331))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_9\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_9\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1396:1396:1396))
        (PORT asdata (517:517:517) (576:576:576))
        (PORT ena (1483:1483:1483) (1666:1666:1666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (533:533:533))
        (PORT datab (441:441:441) (539:539:539))
        (PORT datad (477:477:477) (587:587:587))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (617:617:617))
        (PORT datab (645:645:645) (756:756:756))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (434:434:434))
        (PORT datab (546:546:546) (658:658:658))
        (PORT datac (312:312:312) (359:359:359))
        (PORT datad (328:328:328) (381:381:381))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (545:545:545) (657:657:657))
        (PORT datac (139:139:139) (186:186:186))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (421:421:421))
        (PORT datab (330:330:330) (400:400:400))
        (PORT datac (161:161:161) (211:211:211))
        (PORT datad (165:165:165) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (403:403:403))
        (PORT datab (179:179:179) (234:234:234))
        (PORT datac (305:305:305) (365:365:365))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (705:705:705))
        (PORT datab (384:384:384) (468:468:468))
        (PORT datac (162:162:162) (212:212:212))
        (PORT datad (166:166:166) (214:214:214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (451:451:451))
        (PORT datab (733:733:733) (847:847:847))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (609:609:609) (718:718:718))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[9\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (152:152:152) (200:200:200))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_8\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1411:1411:1411))
        (PORT asdata (639:639:639) (704:704:704))
        (PORT ena (957:957:957) (1061:1061:1061))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_8\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (822:822:822) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_8\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1396:1396:1396))
        (PORT asdata (638:638:638) (704:704:704))
        (PORT ena (1483:1483:1483) (1666:1666:1666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|ff_8\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (321:321:321) (376:376:376))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_8\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (818:818:818) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (599:599:599) (699:699:699))
        (PORT datab (493:493:493) (587:587:587))
        (PORT datac (164:164:164) (216:216:216))
        (PORT datad (165:165:165) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (721:721:721))
        (PORT datab (140:140:140) (188:188:188))
        (PORT datac (206:206:206) (247:247:247))
        (PORT datad (517:517:517) (629:629:629))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_8\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1397:1397:1397))
        (PORT asdata (459:459:459) (499:499:499))
        (PORT ena (753:753:753) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_8\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1394:1394:1394))
        (PORT asdata (461:461:461) (500:500:500))
        (PORT ena (792:792:792) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_8\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (623:623:623) (690:690:690))
        (PORT ena (916:916:916) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_8\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (504:504:504) (554:554:554))
        (PORT ena (1072:1072:1072) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (368:368:368))
        (PORT datab (606:606:606) (719:719:719))
        (PORT datad (277:277:277) (341:341:341))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (513:513:513))
        (PORT datab (226:226:226) (282:282:282))
        (PORT datac (187:187:187) (239:239:239))
        (PORT datad (324:324:324) (380:380:380))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[8\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (498:498:498))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (709:709:709))
        (PORT datab (440:440:440) (538:538:538))
        (PORT datad (478:478:478) (589:589:589))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (619:619:619))
        (PORT datab (533:533:533) (632:632:632))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (402:402:402))
        (PORT datab (515:515:515) (614:614:614))
        (PORT datad (254:254:254) (319:319:319))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (541:541:541) (651:651:651))
        (PORT datad (417:417:417) (476:476:476))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (761:761:761))
        (PORT datab (242:242:242) (305:305:305))
        (PORT datac (325:325:325) (383:383:383))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (761:761:761))
        (PORT datac (945:945:945) (1092:1092:1092))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|ff_7\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (219:219:219))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_7\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1411:1411:1411))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (658:658:658) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_7\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1060:1060:1060) (1163:1163:1163))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r0\|ff_7\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (192:192:192) (222:222:222))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_7\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1395:1395:1395))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1051:1051:1051) (1174:1174:1174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|ff_7\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (301:301:301) (342:342:342))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_7\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1400:1400:1400))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (771:771:771) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (371:371:371))
        (PORT datab (357:357:357) (430:430:430))
        (PORT datac (534:534:534) (636:636:636))
        (PORT datad (538:538:538) (637:637:637))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (399:399:399))
        (PORT datab (132:132:132) (182:182:182))
        (PORT datac (522:522:522) (615:615:615))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_7\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1381:1381:1381))
        (PORT asdata (536:536:536) (590:590:590))
        (PORT ena (774:774:774) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_7\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (536:536:536) (597:597:597))
        (PORT ena (1122:1122:1122) (1248:1248:1248))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_7\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (535:535:535) (590:590:590))
        (PORT ena (916:916:916) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_7\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (537:537:537) (598:598:598))
        (PORT ena (1072:1072:1072) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (760:760:760))
        (PORT datab (402:402:402) (489:489:489))
        (PORT datad (276:276:276) (340:340:340))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (372:372:372))
        (PORT datab (684:684:684) (789:789:789))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[7\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (734:734:734) (871:871:871))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (338:338:338) (394:394:394))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (370:370:370))
        (PORT datab (356:356:356) (428:428:428))
        (PORT datac (433:433:433) (535:535:535))
        (PORT datad (529:529:529) (623:623:623))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (398:398:398))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (422:422:422) (522:522:522))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (403:403:403))
        (PORT datab (198:198:198) (253:253:253))
        (PORT datad (254:254:254) (318:318:318))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (406:406:406))
        (PORT datab (313:313:313) (374:374:374))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (445:445:445))
        (PORT datab (402:402:402) (490:490:490))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (343:343:343) (400:400:400))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (626:626:626))
        (PORT datac (343:343:343) (422:422:422))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_6\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1394:1394:1394))
        (PORT asdata (558:558:558) (628:628:628))
        (PORT ena (792:792:792) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_6\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1381:1381:1381))
        (PORT asdata (644:644:644) (708:708:708))
        (PORT ena (774:774:774) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_6\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (645:645:645) (709:709:709))
        (PORT ena (916:916:916) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_6\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (548:548:548) (612:612:612))
        (PORT ena (1072:1072:1072) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (368:368:368))
        (PORT datab (666:666:666) (786:786:786))
        (PORT datad (277:277:277) (341:341:341))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (629:629:629) (742:742:742))
        (PORT datab (431:431:431) (521:521:521))
        (PORT datad (168:168:168) (198:198:198))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_6\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (941:941:941) (1039:1039:1039))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_6\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1411:1411:1411))
        (PORT asdata (670:670:670) (749:749:749))
        (PORT ena (658:658:658) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|ff_6\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (303:303:303) (349:349:349))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_6\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (785:785:785) (884:884:884))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_6\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1395:1395:1395))
        (PORT asdata (671:671:671) (750:750:750))
        (PORT ena (1051:1051:1051) (1174:1174:1174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (378:378:378))
        (PORT datab (355:355:355) (434:434:434))
        (PORT datac (545:545:545) (642:642:642))
        (PORT datad (706:706:706) (834:834:834))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (395:395:395))
        (PORT datab (561:561:561) (664:664:664))
        (PORT datac (460:460:460) (545:545:545))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[6\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (587:587:587))
        (PORT datac (351:351:351) (415:415:415))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (583:583:583))
        (PORT datab (437:437:437) (536:536:536))
        (PORT datad (426:426:426) (519:519:519))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (579:579:579))
        (PORT datab (442:442:442) (544:544:544))
        (PORT datad (164:164:164) (194:194:194))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (401:401:401))
        (PORT datab (313:313:313) (376:376:376))
        (PORT datad (255:255:255) (319:319:319))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (444:444:444))
        (PORT datab (618:618:618) (727:727:727))
        (PORT datad (318:318:318) (369:369:369))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (440:440:440))
        (PORT datab (544:544:544) (656:656:656))
        (PORT datac (330:330:330) (392:392:392))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (545:545:545) (658:658:658))
        (PORT datac (140:140:140) (188:188:188))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|ff_5\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (374:374:374) (437:437:437))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_5\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (882:882:882))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_5\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (651:651:651) (719:719:719))
        (PORT ena (1122:1122:1122) (1248:1248:1248))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_5\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (652:652:652) (719:719:719))
        (PORT ena (1072:1072:1072) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|ff_5\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (410:410:410))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_5\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (667:667:667) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (217:217:217))
        (PORT datab (315:315:315) (385:385:385))
        (PORT datac (302:302:302) (365:365:365))
        (PORT datad (328:328:328) (389:389:389))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (394:394:394))
        (PORT datab (655:655:655) (770:770:770))
        (PORT datac (148:148:148) (194:194:194))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_5\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (976:976:976) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_5\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1411:1411:1411))
        (PORT asdata (481:481:481) (530:530:530))
        (PORT ena (658:658:658) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_5\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1441:1441:1441) (1400:1400:1400))
        (PORT asdata (591:591:591) (648:648:648))
        (PORT ena (771:771:771) (859:859:859))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_5\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1395:1395:1395))
        (PORT asdata (483:483:483) (532:532:532))
        (PORT ena (1051:1051:1051) (1174:1174:1174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (562:562:562))
        (PORT datab (364:364:364) (437:437:437))
        (PORT datad (428:428:428) (519:519:519))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (382:382:382))
        (PORT datab (440:440:440) (542:542:542))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (445:445:445))
        (PORT datab (556:556:556) (672:672:672))
        (PORT datac (324:324:324) (376:376:376))
        (PORT datad (338:338:338) (398:398:398))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (555:555:555) (671:671:671))
        (PORT datac (101:101:101) (123:123:123))
        (PORT datad (327:327:327) (392:392:392))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (370:370:370))
        (PORT datab (314:314:314) (384:384:384))
        (PORT datad (276:276:276) (339:339:339))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (370:370:370))
        (PORT datab (438:438:438) (519:519:519))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (412:412:412))
        (PORT datab (571:571:571) (703:703:703))
        (PORT datad (518:518:518) (631:631:631))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (646:646:646))
        (PORT datab (220:220:220) (280:280:280))
        (PORT datac (538:538:538) (636:636:636))
        (PORT datad (300:300:300) (341:341:341))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (703:703:703) (823:823:823))
        (PORT datac (440:440:440) (499:499:499))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|ff_4\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (249:249:249))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_4\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1412:1412:1412) (1381:1381:1381))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (774:774:774) (854:854:854))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|ff_4\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (317:317:317) (361:361:361))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_4\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1380:1380:1380))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (682:682:682) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|ff_4\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (205:205:205) (243:243:243))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_4\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (916:916:916) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_4\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (632:632:632) (693:693:693))
        (PORT ena (1072:1072:1072) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (371:371:371))
        (PORT datab (229:229:229) (286:286:286))
        (PORT datad (275:275:275) (338:338:338))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (282:282:282))
        (PORT datab (311:311:311) (380:380:380))
        (PORT datac (399:399:399) (480:480:480))
        (PORT datad (271:271:271) (309:309:309))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_4\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (959:959:959) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_4\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1411:1411:1411))
        (PORT asdata (655:655:655) (726:726:726))
        (PORT ena (658:658:658) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|ff_4\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (252:252:252))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_4\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (763:763:763))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_4\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1395:1395:1395))
        (PORT asdata (659:659:659) (730:730:730))
        (PORT ena (1051:1051:1051) (1174:1174:1174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (455:455:455))
        (PORT datab (476:476:476) (565:565:565))
        (PORT datac (162:162:162) (216:216:216))
        (PORT datad (165:165:165) (212:212:212))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (640:640:640))
        (PORT datab (392:392:392) (471:471:471))
        (PORT datac (472:472:472) (553:553:553))
        (PORT datad (317:317:317) (362:362:362))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (112:112:112) (146:146:146))
        (PORT datab (567:567:567) (673:673:673))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_3\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1411:1411:1411))
        (PORT asdata (663:663:663) (746:746:746))
        (PORT ena (658:658:658) (716:716:716))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_3\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (998:998:998) (1096:1096:1096))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_3\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1395:1395:1395))
        (PORT asdata (664:664:664) (746:746:746))
        (PORT ena (1051:1051:1051) (1174:1174:1174))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|ff_3\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (416:416:416) (483:483:483))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_3\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (449:449:449))
        (PORT datab (387:387:387) (467:467:467))
        (PORT datac (377:377:377) (449:449:449))
        (PORT datad (347:347:347) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (599:599:599))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (361:361:361) (437:437:437))
        (PORT datad (171:171:171) (200:200:200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_3\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (351:351:351) (384:384:384))
        (PORT ena (806:806:806) (882:882:882))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_3\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1380:1380:1380))
        (PORT asdata (354:354:354) (387:387:387))
        (PORT ena (682:682:682) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_3\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1193:1193:1193))
        (PORT asdata (471:471:471) (521:521:521))
        (PORT ena (667:667:667) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_3\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (481:481:481) (532:532:532))
        (PORT ena (1072:1072:1072) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (369:369:369))
        (PORT datab (317:317:317) (385:385:385))
        (PORT datad (276:276:276) (340:340:340))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (438:438:438))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (273:273:273) (311:311:311))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (569:569:569) (677:677:677))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (175:175:175) (207:207:207))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (363:363:363))
        (PORT datab (240:240:240) (300:300:300))
        (PORT datad (225:225:225) (273:273:273))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (457:457:457))
        (PORT datab (131:131:131) (179:179:179))
        (PORT datad (162:162:162) (186:186:186))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (563:563:563))
        (PORT datab (523:523:523) (624:624:624))
        (PORT datad (429:429:429) (520:520:520))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (483:483:483))
        (PORT datab (442:442:442) (543:543:543))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (448:448:448))
        (PORT datab (555:555:555) (670:670:670))
        (PORT datac (323:323:323) (381:381:381))
        (PORT datad (331:331:331) (379:379:379))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (673:673:673))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|ff_2\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (311:311:311) (362:362:362))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_2\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (882:882:882))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|ff_2\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (310:310:310) (362:362:362))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_2\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1380:1380:1380))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (682:682:682) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r3\|ff_2\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (308:308:308) (361:361:361))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_2\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1072:1072:1072) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_2\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1193:1193:1193))
        (PORT asdata (358:358:358) (391:391:391))
        (PORT ena (667:667:667) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (725:725:725))
        (PORT datab (243:243:243) (303:303:303))
        (PORT datad (222:222:222) (270:270:270))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (271:271:271))
        (PORT datab (236:236:236) (294:294:294))
        (PORT datac (308:308:308) (373:373:373))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_2\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (998:998:998) (1096:1096:1096))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_2\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1395:1395:1395))
        (PORT asdata (506:506:506) (564:564:564))
        (PORT ena (975:975:975) (1068:1068:1068))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|ff_2\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (414:414:414) (474:474:474))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_2\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_2\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (506:506:506) (564:564:564))
        (PORT ena (949:949:949) (1067:1067:1067))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (585:585:585))
        (PORT datab (428:428:428) (517:517:517))
        (PORT datad (399:399:399) (480:480:480))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (558:558:558))
        (PORT datab (428:428:428) (517:517:517))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (443:443:443))
        (PORT datab (557:557:557) (673:673:673))
        (PORT datac (338:338:338) (402:402:402))
        (PORT datad (332:332:332) (388:388:388))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (673:673:673))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (273:273:273))
        (PORT datab (318:318:318) (384:384:384))
        (PORT datac (162:162:162) (213:213:213))
        (PORT datad (167:167:167) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (334:334:334))
        (PORT datab (419:419:419) (501:501:501))
        (PORT datac (626:626:626) (727:727:727))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (580:580:580))
        (PORT datab (333:333:333) (402:402:402))
        (PORT datac (161:161:161) (211:211:211))
        (PORT datad (165:165:165) (213:213:213))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (191:191:191))
        (PORT datab (689:689:689) (811:811:811))
        (PORT datac (360:360:360) (436:436:436))
        (PORT datad (275:275:275) (311:311:311))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (333:333:333))
        (PORT datab (575:575:575) (684:684:684))
        (PORT datac (104:104:104) (125:125:125))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|ff_1\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (327:327:327) (373:373:373))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_1\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1411:1411:1411) (1380:1380:1380))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (682:682:682) (757:757:757))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_1\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1386:1386:1386))
        (PORT asdata (540:540:540) (596:596:596))
        (PORT ena (804:804:804) (885:885:885))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|ff_1\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_1\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (667:667:667) (728:728:728))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|ff_1\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (322:322:322) (368:368:368))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_1\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (806:806:806) (882:882:882))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (270:270:270))
        (PORT datab (305:305:305) (369:369:369))
        (PORT datac (144:144:144) (188:188:188))
        (PORT datad (238:238:238) (295:295:295))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (561:561:561))
        (PORT datab (527:527:527) (631:631:631))
        (PORT datad (323:323:323) (375:375:375))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_1\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (998:998:998) (1096:1096:1096))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_1\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1395:1395:1395))
        (PORT asdata (542:542:542) (607:607:607))
        (PORT ena (975:975:975) (1068:1068:1068))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|ff_1\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (415:415:415) (474:474:474))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_1\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (814:814:814) (919:919:919))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_1\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (542:542:542) (606:606:606))
        (PORT ena (949:949:949) (1067:1067:1067))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (524:524:524))
        (PORT datab (427:427:427) (516:516:516))
        (PORT datad (399:399:399) (480:480:480))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (569:569:569))
        (PORT datab (428:428:428) (517:517:517))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (446:446:446))
        (PORT datab (555:555:555) (671:671:671))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (338:338:338) (396:396:396))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (557:557:557) (673:673:673))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (520:520:520))
        (PORT datab (295:295:295) (357:357:357))
        (PORT datac (497:497:497) (581:581:581))
        (PORT datad (480:480:480) (559:559:559))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (180:180:180))
        (PORT datab (455:455:455) (537:537:537))
        (PORT datac (495:495:495) (579:579:579))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (272:272:272))
        (PORT datab (361:361:361) (437:437:437))
        (PORT datac (376:376:376) (448:448:448))
        (PORT datad (347:347:347) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (434:434:434))
        (PORT datab (315:315:315) (382:382:382))
        (PORT datac (290:290:290) (347:347:347))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (412:412:412) (502:502:502))
        (PORT datac (94:94:94) (118:118:118))
        (PORT datad (165:165:165) (194:194:194))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_0\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1397:1397:1397))
        (PORT asdata (484:484:484) (532:532:532))
        (PORT ena (753:753:753) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_0\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1394:1394:1394))
        (PORT asdata (484:484:484) (532:532:532))
        (PORT ena (792:792:792) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_0\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (621:621:621) (677:677:677))
        (PORT ena (1072:1072:1072) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_0\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (717:717:717) (777:777:777))
        (PORT ena (916:916:916) (1003:1003:1003))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (410:410:410))
        (PORT datab (438:438:438) (517:517:517))
        (PORT datad (251:251:251) (315:315:315))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (443:443:443))
        (PORT datab (200:200:200) (256:256:256))
        (PORT datad (333:333:333) (392:392:392))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_0\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (822:822:822) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_0\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1395:1395:1395))
        (PORT asdata (654:654:654) (728:728:728))
        (PORT ena (975:975:975) (1068:1068:1068))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_0\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (526:526:526) (576:576:576))
        (PORT ena (694:694:694) (763:763:763))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_0\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (654:654:654) (728:728:728))
        (PORT ena (949:949:949) (1067:1067:1067))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (397:397:397))
        (PORT datab (428:428:428) (517:517:517))
        (PORT datad (399:399:399) (480:480:480))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (780:780:780))
        (PORT datab (429:429:429) (518:518:518))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (439:439:439))
        (PORT datab (544:544:544) (656:656:656))
        (PORT datac (159:159:159) (186:186:186))
        (PORT datad (336:336:336) (392:392:392))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (544:544:544) (656:656:656))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (371:371:371))
        (PORT datab (315:315:315) (381:381:381))
        (PORT datad (275:275:275) (339:339:339))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (179:179:179))
        (PORT datab (401:401:401) (489:489:489))
        (PORT datad (422:422:422) (480:480:480))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (374:374:374))
        (PORT datab (399:399:399) (480:480:480))
        (PORT datad (382:382:382) (456:456:456))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (613:613:613))
        (PORT datab (646:646:646) (758:758:758))
        (PORT datac (636:636:636) (754:754:754))
        (PORT datad (324:324:324) (369:369:369))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (599:599:599))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (238:238:238))
        (PORT datab (290:290:290) (335:335:335))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (239:239:239))
        (PORT datab (367:367:367) (429:429:429))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (225:225:225))
        (PORT datab (278:278:278) (319:319:319))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (413:413:413))
        (PORT datab (202:202:202) (240:240:240))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (422:422:422))
        (PORT datab (184:184:184) (225:225:225))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (216:216:216))
        (PORT datab (353:353:353) (413:413:413))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (434:434:434))
        (PORT datab (179:179:179) (216:216:216))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (412:412:412))
        (PORT datab (350:350:350) (415:415:415))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (402:402:402))
        (PORT datab (298:298:298) (345:345:345))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (222:222:222))
        (PORT datab (468:468:468) (539:539:539))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (361:361:361))
        (PORT datab (173:173:173) (212:212:212))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (235:235:235))
        (PORT datab (344:344:344) (409:409:409))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (637:637:637))
        (PORT datab (413:413:413) (503:503:503))
        (PORT datac (336:336:336) (385:385:385))
        (PORT datad (354:354:354) (416:416:416))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (634:634:634))
        (PORT datab (415:415:415) (505:505:505))
        (PORT datac (330:330:330) (386:386:386))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (825:825:825))
        (PORT datab (692:692:692) (802:802:802))
        (PORT datac (310:310:310) (370:370:370))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (825:825:825))
        (PORT datab (287:287:287) (338:338:338))
        (PORT datac (127:127:127) (168:168:168))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[11\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (974:974:974))
        (PORT datac (104:104:104) (125:125:125))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (322:322:322) (372:372:372))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1106:1106:1106) (1236:1236:1236))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (528:528:528) (616:616:616))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (523:523:523) (619:619:619))
        (PORT d[1] (520:520:520) (608:608:608))
        (PORT d[2] (582:582:582) (689:689:689))
        (PORT d[3] (746:746:746) (879:879:879))
        (PORT d[4] (827:827:827) (957:957:957))
        (PORT d[5] (648:648:648) (779:779:779))
        (PORT d[6] (1283:1283:1283) (1515:1515:1515))
        (PORT d[7] (1371:1371:1371) (1644:1644:1644))
        (PORT d[8] (583:583:583) (688:688:688))
        (PORT d[9] (1765:1765:1765) (2032:2032:2032))
        (PORT d[10] (645:645:645) (750:750:750))
        (PORT d[11] (1307:1307:1307) (1550:1550:1550))
        (PORT d[12] (945:945:945) (1100:1100:1100))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (811:811:811) (864:864:864))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (956:956:956) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1740:1740:1740) (2030:2030:2030))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (2030:2030:2030))
        (PORT d[1] (1738:1738:1738) (2030:2030:2030))
        (PORT d[2] (1738:1738:1738) (2030:2030:2030))
        (PORT d[3] (1715:1715:1715) (1994:1994:1994))
        (PORT d[4] (1738:1738:1738) (2030:2030:2030))
        (PORT d[5] (1904:1904:1904) (2212:2212:2212))
        (PORT d[6] (1904:1904:1904) (2212:2212:2212))
        (PORT d[7] (1904:1904:1904) (2212:2212:2212))
        (PORT d[8] (1904:1904:1904) (2212:2212:2212))
        (PORT d[9] (1904:1904:1904) (2212:2212:2212))
        (PORT d[10] (1904:1904:1904) (2212:2212:2212))
        (PORT d[11] (1904:1904:1904) (2212:2212:2212))
        (PORT d[12] (1904:1904:1904) (2212:2212:2212))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1229:1229:1229))
        (PORT clk (1323:1323:1323) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1622:1622:1622))
        (PORT d[1] (947:947:947) (1137:1137:1137))
        (PORT d[2] (1286:1286:1286) (1487:1487:1487))
        (PORT d[3] (1455:1455:1455) (1683:1683:1683))
        (PORT d[4] (1602:1602:1602) (1899:1899:1899))
        (PORT d[5] (1295:1295:1295) (1540:1540:1540))
        (PORT d[6] (1211:1211:1211) (1452:1452:1452))
        (PORT d[7] (1733:1733:1733) (2042:2042:2042))
        (PORT d[8] (1297:1297:1297) (1502:1502:1502))
        (PORT d[9] (1841:1841:1841) (2181:2181:2181))
        (PORT d[10] (1320:1320:1320) (1519:1519:1519))
        (PORT d[11] (1127:1127:1127) (1339:1339:1339))
        (PORT d[12] (1641:1641:1641) (1897:1897:1897))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (982:982:982) (1079:1079:1079))
        (PORT clk (1321:1321:1321) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (PORT d[0] (1571:1571:1571) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1811:1811:1811))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1811:1811:1811))
        (PORT d[1] (1549:1549:1549) (1811:1811:1811))
        (PORT d[2] (1549:1549:1549) (1811:1811:1811))
        (PORT d[3] (1521:1521:1521) (1776:1776:1776))
        (PORT d[4] (1549:1549:1549) (1811:1811:1811))
        (PORT d[5] (1410:1410:1410) (1644:1644:1644))
        (PORT d[6] (1410:1410:1410) (1644:1644:1644))
        (PORT d[7] (1410:1410:1410) (1644:1644:1644))
        (PORT d[8] (1410:1410:1410) (1644:1644:1644))
        (PORT d[9] (1410:1410:1410) (1644:1644:1644))
        (PORT d[10] (1410:1410:1410) (1644:1644:1644))
        (PORT d[11] (1410:1410:1410) (1644:1644:1644))
        (PORT d[12] (1410:1410:1410) (1644:1644:1644))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1537:1537:1537))
        (PORT clk (1344:1344:1344) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2770:2770:2770))
        (PORT d[1] (1409:1409:1409) (1686:1686:1686))
        (PORT d[2] (1641:1641:1641) (1926:1926:1926))
        (PORT d[3] (1929:1929:1929) (2255:2255:2255))
        (PORT d[4] (1553:1553:1553) (1841:1841:1841))
        (PORT d[5] (1610:1610:1610) (1915:1915:1915))
        (PORT d[6] (1055:1055:1055) (1262:1262:1262))
        (PORT d[7] (1030:1030:1030) (1231:1231:1231))
        (PORT d[8] (1300:1300:1300) (1538:1538:1538))
        (PORT d[9] (1284:1284:1284) (1521:1521:1521))
        (PORT d[10] (1940:1940:1940) (2255:2255:2255))
        (PORT d[11] (1698:1698:1698) (2005:2005:2005))
        (PORT d[12] (2200:2200:2200) (2566:2566:2566))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1179:1179:1179))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (PORT d[0] (1536:1536:1536) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1134:1134:1134) (1310:1310:1310))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1310:1310:1310))
        (PORT d[1] (1132:1132:1132) (1310:1310:1310))
        (PORT d[2] (1132:1132:1132) (1310:1310:1310))
        (PORT d[3] (1233:1233:1233) (1429:1429:1429))
        (PORT d[4] (1132:1132:1132) (1310:1310:1310))
        (PORT d[5] (1089:1089:1089) (1260:1260:1260))
        (PORT d[6] (1089:1089:1089) (1260:1260:1260))
        (PORT d[7] (1089:1089:1089) (1260:1260:1260))
        (PORT d[8] (1089:1089:1089) (1260:1260:1260))
        (PORT d[9] (1089:1089:1089) (1260:1260:1260))
        (PORT d[10] (1089:1089:1089) (1260:1260:1260))
        (PORT d[11] (1089:1089:1089) (1260:1260:1260))
        (PORT d[12] (1089:1089:1089) (1260:1260:1260))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1216:1216:1216))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1643:1643:1643))
        (PORT d[1] (1079:1079:1079) (1274:1274:1274))
        (PORT d[2] (1623:1623:1623) (1908:1908:1908))
        (PORT d[3] (1314:1314:1314) (1515:1515:1515))
        (PORT d[4] (1729:1729:1729) (2028:2028:2028))
        (PORT d[5] (1286:1286:1286) (1532:1532:1532))
        (PORT d[6] (1369:1369:1369) (1633:1633:1633))
        (PORT d[7] (1914:1914:1914) (2253:2253:2253))
        (PORT d[8] (1148:1148:1148) (1336:1336:1336))
        (PORT d[9] (1831:1831:1831) (2168:2168:2168))
        (PORT d[10] (1477:1477:1477) (1694:1694:1694))
        (PORT d[11] (1254:1254:1254) (1482:1482:1482))
        (PORT d[12] (1500:1500:1500) (1742:1742:1742))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1218:1218:1218))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (1507:1507:1507) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1811:1811:1811))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1811:1811:1811))
        (PORT d[1] (1551:1551:1551) (1811:1811:1811))
        (PORT d[2] (1551:1551:1551) (1811:1811:1811))
        (PORT d[3] (1524:1524:1524) (1777:1777:1777))
        (PORT d[4] (1551:1551:1551) (1811:1811:1811))
        (PORT d[5] (1236:1236:1236) (1447:1447:1447))
        (PORT d[6] (1236:1236:1236) (1447:1447:1447))
        (PORT d[7] (1236:1236:1236) (1447:1447:1447))
        (PORT d[8] (1236:1236:1236) (1447:1447:1447))
        (PORT d[9] (1236:1236:1236) (1447:1447:1447))
        (PORT d[10] (1236:1236:1236) (1447:1447:1447))
        (PORT d[11] (1236:1236:1236) (1447:1447:1447))
        (PORT d[12] (1236:1236:1236) (1447:1447:1447))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (223:223:223))
        (PORT datab (157:157:157) (211:211:211))
        (PORT datac (813:813:813) (938:938:938))
        (PORT datad (654:654:654) (733:733:733))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (223:223:223))
        (PORT datab (705:705:705) (810:810:810))
        (PORT datac (697:697:697) (795:795:795))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (879:879:879) (1015:1015:1015))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1846:1846:1846))
        (PORT d[1] (1081:1081:1081) (1277:1277:1277))
        (PORT d[2] (1578:1578:1578) (1857:1857:1857))
        (PORT d[3] (1161:1161:1161) (1350:1350:1350))
        (PORT d[4] (1577:1577:1577) (1869:1869:1869))
        (PORT d[5] (1287:1287:1287) (1532:1532:1532))
        (PORT d[6] (1557:1557:1557) (1849:1849:1849))
        (PORT d[7] (1551:1551:1551) (1845:1845:1845))
        (PORT d[8] (1122:1122:1122) (1303:1303:1303))
        (PORT d[9] (1657:1657:1657) (1951:1951:1951))
        (PORT d[10] (1495:1495:1495) (1713:1713:1713))
        (PORT d[11] (1114:1114:1114) (1323:1323:1323))
        (PORT d[12] (1497:1497:1497) (1739:1739:1739))
        (PORT clk (1346:1346:1346) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1194:1194:1194))
        (PORT clk (1346:1346:1346) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (PORT d[0] (1308:1308:1308) (1425:1425:1425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1590:1590:1590))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1590:1590:1590))
        (PORT d[1] (1362:1362:1362) (1590:1590:1590))
        (PORT d[2] (1362:1362:1362) (1590:1590:1590))
        (PORT d[3] (1323:1323:1323) (1543:1543:1543))
        (PORT d[4] (1362:1362:1362) (1590:1590:1590))
        (PORT d[5] (1662:1662:1662) (1928:1928:1928))
        (PORT d[6] (1662:1662:1662) (1928:1928:1928))
        (PORT d[7] (1662:1662:1662) (1928:1928:1928))
        (PORT d[8] (1662:1662:1662) (1928:1928:1928))
        (PORT d[9] (1662:1662:1662) (1928:1928:1928))
        (PORT d[10] (1662:1662:1662) (1928:1928:1928))
        (PORT d[11] (1662:1662:1662) (1928:1928:1928))
        (PORT d[12] (1662:1662:1662) (1928:1928:1928))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1530:1530:1530))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2773:2773:2773))
        (PORT d[1] (1517:1517:1517) (1800:1800:1800))
        (PORT d[2] (1608:1608:1608) (1886:1886:1886))
        (PORT d[3] (1782:1782:1782) (2082:2082:2082))
        (PORT d[4] (1372:1372:1372) (1640:1640:1640))
        (PORT d[5] (1590:1590:1590) (1888:1888:1888))
        (PORT d[6] (1086:1086:1086) (1298:1298:1298))
        (PORT d[7] (1245:1245:1245) (1481:1481:1481))
        (PORT d[8] (1465:1465:1465) (1723:1723:1723))
        (PORT d[9] (1306:1306:1306) (1550:1550:1550))
        (PORT d[10] (1763:1763:1763) (2052:2052:2052))
        (PORT d[11] (1695:1695:1695) (1998:1998:1998))
        (PORT d[12] (2190:2190:2190) (2556:2556:2556))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1434:1434:1434))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT d[0] (1514:1514:1514) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1114:1114:1114) (1288:1288:1288))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1288:1288:1288))
        (PORT d[1] (1112:1112:1112) (1288:1288:1288))
        (PORT d[2] (1112:1112:1112) (1288:1288:1288))
        (PORT d[3] (1096:1096:1096) (1270:1270:1270))
        (PORT d[4] (1112:1112:1112) (1288:1288:1288))
        (PORT d[5] (1103:1103:1103) (1278:1278:1278))
        (PORT d[6] (1103:1103:1103) (1278:1278:1278))
        (PORT d[7] (1103:1103:1103) (1278:1278:1278))
        (PORT d[8] (1103:1103:1103) (1278:1278:1278))
        (PORT d[9] (1103:1103:1103) (1278:1278:1278))
        (PORT d[10] (1103:1103:1103) (1278:1278:1278))
        (PORT d[11] (1103:1103:1103) (1278:1278:1278))
        (PORT d[12] (1103:1103:1103) (1278:1278:1278))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1206:1206:1206))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1796:1796:1796))
        (PORT d[1] (943:943:943) (1131:1131:1131))
        (PORT d[2] (1114:1114:1114) (1294:1294:1294))
        (PORT d[3] (1458:1458:1458) (1690:1690:1690))
        (PORT d[4] (1563:1563:1563) (1851:1851:1851))
        (PORT d[5] (1274:1274:1274) (1517:1517:1517))
        (PORT d[6] (1405:1405:1405) (1683:1683:1683))
        (PORT d[7] (1919:1919:1919) (2258:2258:2258))
        (PORT d[8] (1134:1134:1134) (1315:1315:1315))
        (PORT d[9] (1809:1809:1809) (2142:2142:2142))
        (PORT d[10] (1192:1192:1192) (1377:1377:1377))
        (PORT d[11] (1272:1272:1272) (1504:1504:1504))
        (PORT d[12] (1502:1502:1502) (1746:1746:1746))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1286:1286:1286))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT d[0] (1326:1326:1326) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (2030:2030:2030))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (2030:2030:2030))
        (PORT d[1] (1746:1746:1746) (2030:2030:2030))
        (PORT d[2] (1746:1746:1746) (2030:2030:2030))
        (PORT d[3] (1698:1698:1698) (1962:1962:1962))
        (PORT d[4] (1746:1746:1746) (2030:2030:2030))
        (PORT d[5] (1755:1755:1755) (2042:2042:2042))
        (PORT d[6] (1755:1755:1755) (2042:2042:2042))
        (PORT d[7] (1755:1755:1755) (2042:2042:2042))
        (PORT d[8] (1755:1755:1755) (2042:2042:2042))
        (PORT d[9] (1755:1755:1755) (2042:2042:2042))
        (PORT d[10] (1755:1755:1755) (2042:2042:2042))
        (PORT d[11] (1755:1755:1755) (2042:2042:2042))
        (PORT d[12] (1755:1755:1755) (2042:2042:2042))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1509:1509:1509))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2585:2585:2585))
        (PORT d[1] (1434:1434:1434) (1717:1717:1717))
        (PORT d[2] (1611:1611:1611) (1889:1889:1889))
        (PORT d[3] (1792:1792:1792) (2102:2102:2102))
        (PORT d[4] (1395:1395:1395) (1666:1666:1666))
        (PORT d[5] (1418:1418:1418) (1696:1696:1696))
        (PORT d[6] (1638:1638:1638) (1929:1929:1929))
        (PORT d[7] (1225:1225:1225) (1458:1458:1458))
        (PORT d[8] (1484:1484:1484) (1747:1747:1747))
        (PORT d[9] (1292:1292:1292) (1530:1530:1530))
        (PORT d[10] (1754:1754:1754) (2043:2043:2043))
        (PORT d[11] (1521:1521:1521) (1804:1804:1804))
        (PORT d[12] (2139:2139:2139) (2496:2496:2496))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1227:1227:1227))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (1551:1551:1551) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (954:954:954) (1110:1110:1110))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (952:952:952) (1110:1110:1110))
        (PORT d[1] (952:952:952) (1110:1110:1110))
        (PORT d[2] (952:952:952) (1110:1110:1110))
        (PORT d[3] (927:927:927) (1073:1073:1073))
        (PORT d[4] (952:952:952) (1110:1110:1110))
        (PORT d[5] (1112:1112:1112) (1289:1289:1289))
        (PORT d[6] (1112:1112:1112) (1289:1289:1289))
        (PORT d[7] (1112:1112:1112) (1289:1289:1289))
        (PORT d[8] (1112:1112:1112) (1289:1289:1289))
        (PORT d[9] (1112:1112:1112) (1289:1289:1289))
        (PORT d[10] (1112:1112:1112) (1289:1289:1289))
        (PORT d[11] (1112:1112:1112) (1289:1289:1289))
        (PORT d[12] (1112:1112:1112) (1289:1289:1289))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1830:1830:1830) (2027:2027:2027))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (845:845:845))
        (PORT datab (699:699:699) (819:819:819))
        (PORT datac (432:432:432) (491:491:491))
        (PORT datad (931:931:931) (1071:1071:1071))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (844:844:844))
        (PORT datab (296:296:296) (341:341:341))
        (PORT datac (834:834:834) (953:953:953))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (488:488:488))
        (PORT datab (665:665:665) (761:761:761))
        (PORT datad (595:595:595) (696:696:696))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (357:357:357) (390:390:390))
        (PORT sload (1080:1080:1080) (961:961:961))
        (PORT ena (1121:1121:1121) (1282:1282:1282))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (485:485:485))
        (PORT datab (346:346:346) (408:408:408))
        (PORT datac (632:632:632) (723:723:723))
        (PORT datad (506:506:506) (604:604:604))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (757:757:757))
        (PORT datab (419:419:419) (516:516:516))
        (PORT datac (162:162:162) (194:194:194))
        (PORT datad (174:174:174) (206:206:206))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (825:825:825))
        (PORT datab (694:694:694) (804:804:804))
        (PORT datac (313:313:313) (380:380:380))
        (PORT datad (318:318:318) (369:369:369))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (914:914:914))
        (PORT datab (318:318:318) (386:386:386))
        (PORT datac (730:730:730) (823:823:823))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[10\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datac (809:809:809) (950:950:950))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (185:185:185) (222:222:222))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1106:1106:1106) (1236:1236:1236))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (875:875:875) (1024:1024:1024))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (495:495:495) (578:578:578))
        (PORT d[1] (1284:1284:1284) (1518:1518:1518))
        (PORT d[2] (895:895:895) (1037:1037:1037))
        (PORT d[3] (726:726:726) (851:851:851))
        (PORT d[4] (674:674:674) (779:779:779))
        (PORT d[5] (801:801:801) (951:951:951))
        (PORT d[6] (1263:1263:1263) (1488:1488:1488))
        (PORT d[7] (1346:1346:1346) (1612:1612:1612))
        (PORT d[8] (739:739:739) (863:863:863))
        (PORT d[9] (1924:1924:1924) (2213:2213:2213))
        (PORT d[10] (1380:1380:1380) (1597:1597:1597))
        (PORT d[11] (1308:1308:1308) (1550:1550:1550))
        (PORT d[12] (966:966:966) (1128:1128:1128))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (661:661:661) (696:696:696))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT d[0] (946:946:946) (991:991:991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1735:1735:1735) (2027:2027:2027))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (2027:2027:2027))
        (PORT d[1] (1733:1733:1733) (2027:2027:2027))
        (PORT d[2] (1733:1733:1733) (2027:2027:2027))
        (PORT d[3] (1697:1697:1697) (1981:1981:1981))
        (PORT d[4] (1733:1733:1733) (2027:2027:2027))
        (PORT d[5] (1890:1890:1890) (2193:2193:2193))
        (PORT d[6] (1890:1890:1890) (2193:2193:2193))
        (PORT d[7] (1890:1890:1890) (2193:2193:2193))
        (PORT d[8] (1890:1890:1890) (2193:2193:2193))
        (PORT d[9] (1890:1890:1890) (2193:2193:2193))
        (PORT d[10] (1890:1890:1890) (2193:2193:2193))
        (PORT d[11] (1890:1890:1890) (2193:2193:2193))
        (PORT d[12] (1890:1890:1890) (2193:2193:2193))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1345:1345:1345))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1495:1495:1495))
        (PORT d[1] (1271:1271:1271) (1491:1491:1491))
        (PORT d[2] (1982:1982:1982) (2332:2332:2332))
        (PORT d[3] (1633:1633:1633) (1904:1904:1904))
        (PORT d[4] (1512:1512:1512) (1781:1781:1781))
        (PORT d[5] (1416:1416:1416) (1700:1700:1700))
        (PORT d[6] (1311:1311:1311) (1543:1543:1543))
        (PORT d[7] (1603:1603:1603) (1896:1896:1896))
        (PORT d[8] (1822:1822:1822) (2082:2082:2082))
        (PORT d[9] (1731:1731:1731) (2048:2048:2048))
        (PORT d[10] (1809:1809:1809) (2115:2115:2115))
        (PORT d[11] (1386:1386:1386) (1648:1648:1648))
        (PORT d[12] (2001:2001:2001) (2322:2322:2322))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1218:1218:1218))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT d[0] (1554:1554:1554) (1726:1726:1726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1427:1427:1427) (1664:1664:1664))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1425:1425:1425) (1664:1664:1664))
        (PORT d[1] (1425:1425:1425) (1664:1664:1664))
        (PORT d[2] (1425:1425:1425) (1664:1664:1664))
        (PORT d[3] (1394:1394:1394) (1628:1628:1628))
        (PORT d[4] (1425:1425:1425) (1664:1664:1664))
        (PORT d[5] (1433:1433:1433) (1676:1676:1676))
        (PORT d[6] (1433:1433:1433) (1676:1676:1676))
        (PORT d[7] (1433:1433:1433) (1676:1676:1676))
        (PORT d[8] (1433:1433:1433) (1676:1676:1676))
        (PORT d[9] (1433:1433:1433) (1676:1676:1676))
        (PORT d[10] (1433:1433:1433) (1676:1676:1676))
        (PORT d[11] (1433:1433:1433) (1676:1676:1676))
        (PORT d[12] (1433:1433:1433) (1676:1676:1676))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (971:971:971) (1152:1152:1152))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1485:1485:1485))
        (PORT d[1] (1438:1438:1438) (1678:1678:1678))
        (PORT d[2] (2166:2166:2166) (2544:2544:2544))
        (PORT d[3] (1609:1609:1609) (1892:1892:1892))
        (PORT d[4] (1337:1337:1337) (1579:1579:1579))
        (PORT d[5] (1611:1611:1611) (1926:1926:1926))
        (PORT d[6] (1153:1153:1153) (1364:1364:1364))
        (PORT d[7] (1482:1482:1482) (1760:1760:1760))
        (PORT d[8] (2004:2004:2004) (2294:2294:2294))
        (PORT d[9] (1908:1908:1908) (2249:2249:2249))
        (PORT d[10] (1971:1971:1971) (2293:2293:2293))
        (PORT d[11] (928:928:928) (1100:1100:1100))
        (PORT d[12] (2179:2179:2179) (2523:2523:2523))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1184:1184:1184))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (1544:1544:1544) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1862:1862:1862))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1862:1862:1862))
        (PORT d[1] (1596:1596:1596) (1862:1862:1862))
        (PORT d[2] (1596:1596:1596) (1862:1862:1862))
        (PORT d[3] (1696:1696:1696) (1967:1967:1967))
        (PORT d[4] (1596:1596:1596) (1862:1862:1862))
        (PORT d[5] (1634:1634:1634) (1912:1912:1912))
        (PORT d[6] (1634:1634:1634) (1912:1912:1912))
        (PORT d[7] (1634:1634:1634) (1912:1912:1912))
        (PORT d[8] (1634:1634:1634) (1912:1912:1912))
        (PORT d[9] (1634:1634:1634) (1912:1912:1912))
        (PORT d[10] (1634:1634:1634) (1912:1912:1912))
        (PORT d[11] (1634:1634:1634) (1912:1912:1912))
        (PORT d[12] (1634:1634:1634) (1912:1912:1912))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (728:728:728) (858:858:858))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1569:1569:1569))
        (PORT d[1] (1105:1105:1105) (1305:1305:1305))
        (PORT d[2] (939:939:939) (1100:1100:1100))
        (PORT d[3] (1121:1121:1121) (1308:1308:1308))
        (PORT d[4] (1589:1589:1589) (1881:1881:1881))
        (PORT d[5] (1308:1308:1308) (1561:1561:1561))
        (PORT d[6] (1587:1587:1587) (1890:1890:1890))
        (PORT d[7] (1543:1543:1543) (1836:1836:1836))
        (PORT d[8] (1092:1092:1092) (1265:1265:1265))
        (PORT d[9] (2135:2135:2135) (2454:2454:2454))
        (PORT d[10] (1002:1002:1002) (1165:1165:1165))
        (PORT d[11] (1294:1294:1294) (1536:1536:1536))
        (PORT d[12] (1330:1330:1330) (1551:1551:1551))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (887:887:887) (954:954:954))
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (PORT d[0] (1140:1140:1140) (1214:1214:1214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1557:1557:1557))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1557:1557:1557))
        (PORT d[1] (1330:1330:1330) (1557:1557:1557))
        (PORT d[2] (1330:1330:1330) (1557:1557:1557))
        (PORT d[3] (1465:1465:1465) (1704:1704:1704))
        (PORT d[4] (1330:1330:1330) (1557:1557:1557))
        (PORT d[5] (1929:1929:1929) (2235:2235:2235))
        (PORT d[6] (1929:1929:1929) (2235:2235:2235))
        (PORT d[7] (1929:1929:1929) (2235:2235:2235))
        (PORT d[8] (1929:1929:1929) (2235:2235:2235))
        (PORT d[9] (1929:1929:1929) (2235:2235:2235))
        (PORT d[10] (1929:1929:1929) (2235:2235:2235))
        (PORT d[11] (1929:1929:1929) (2235:2235:2235))
        (PORT d[12] (1929:1929:1929) (2235:2235:2235))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (221:221:221))
        (PORT datab (156:156:156) (209:209:209))
        (PORT datac (522:522:522) (589:589:589))
        (PORT datad (512:512:512) (585:585:585))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (221:221:221))
        (PORT datab (516:516:516) (594:594:594))
        (PORT datac (701:701:701) (796:796:796))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1327:1327:1327))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1303:1303:1303))
        (PORT d[1] (1452:1452:1452) (1697:1697:1697))
        (PORT d[2] (2001:2001:2001) (2357:2357:2357))
        (PORT d[3] (1607:1607:1607) (1886:1886:1886))
        (PORT d[4] (1363:1363:1363) (1618:1618:1618))
        (PORT d[5] (1429:1429:1429) (1716:1716:1716))
        (PORT d[6] (1169:1169:1169) (1384:1384:1384))
        (PORT d[7] (1421:1421:1421) (1693:1693:1693))
        (PORT d[8] (2089:2089:2089) (2385:2385:2385))
        (PORT d[9] (1753:1753:1753) (2078:2078:2078))
        (PORT d[10] (1802:1802:1802) (2104:2104:2104))
        (PORT d[11] (1404:1404:1404) (1669:1669:1669))
        (PORT d[12] (2009:2009:2009) (2331:2331:2331))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1415:1415:1415))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT d[0] (1513:1513:1513) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1814:1814:1814))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1814:1814:1814))
        (PORT d[1] (1555:1555:1555) (1814:1814:1814))
        (PORT d[2] (1555:1555:1555) (1814:1814:1814))
        (PORT d[3] (1537:1537:1537) (1794:1794:1794))
        (PORT d[4] (1555:1555:1555) (1814:1814:1814))
        (PORT d[5] (1611:1611:1611) (1884:1884:1884))
        (PORT d[6] (1611:1611:1611) (1884:1884:1884))
        (PORT d[7] (1611:1611:1611) (1884:1884:1884))
        (PORT d[8] (1611:1611:1611) (1884:1884:1884))
        (PORT d[9] (1611:1611:1611) (1884:1884:1884))
        (PORT d[10] (1611:1611:1611) (1884:1884:1884))
        (PORT d[11] (1611:1611:1611) (1884:1884:1884))
        (PORT d[12] (1611:1611:1611) (1884:1884:1884))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (745:745:745) (883:883:883))
        (PORT clk (1369:1369:1369) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1713:1713:1713))
        (PORT d[1] (1081:1081:1081) (1285:1285:1285))
        (PORT d[2] (726:726:726) (845:845:845))
        (PORT d[3] (1100:1100:1100) (1283:1283:1283))
        (PORT d[4] (1773:1773:1773) (2091:2091:2091))
        (PORT d[5] (1473:1473:1473) (1741:1741:1741))
        (PORT d[6] (1733:1733:1733) (2048:2048:2048))
        (PORT d[7] (1370:1370:1370) (1642:1642:1642))
        (PORT d[8] (771:771:771) (907:907:907))
        (PORT d[9] (2104:2104:2104) (2417:2417:2417))
        (PORT d[10] (1202:1202:1202) (1396:1396:1396))
        (PORT d[11] (1463:1463:1463) (1725:1725:1725))
        (PORT d[12] (1150:1150:1150) (1339:1339:1339))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (875:875:875) (942:942:942))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (PORT d[0] (1007:1007:1007) (1068:1068:1068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1367:1367:1367) (1602:1602:1602))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1602:1602:1602))
        (PORT d[1] (1365:1365:1365) (1602:1602:1602))
        (PORT d[2] (1365:1365:1365) (1602:1602:1602))
        (PORT d[3] (1511:1511:1511) (1769:1769:1769))
        (PORT d[4] (1365:1365:1365) (1602:1602:1602))
        (PORT d[5] (1708:1708:1708) (1989:1989:1989))
        (PORT d[6] (1708:1708:1708) (1989:1989:1989))
        (PORT d[7] (1708:1708:1708) (1989:1989:1989))
        (PORT d[8] (1708:1708:1708) (1989:1989:1989))
        (PORT d[9] (1708:1708:1708) (1989:1989:1989))
        (PORT d[10] (1708:1708:1708) (1989:1989:1989))
        (PORT d[11] (1708:1708:1708) (1989:1989:1989))
        (PORT d[12] (1708:1708:1708) (1989:1989:1989))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (872:872:872) (1022:1022:1022))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (663:663:663) (770:770:770))
        (PORT d[1] (943:943:943) (1135:1135:1135))
        (PORT d[2] (765:765:765) (903:903:903))
        (PORT d[3] (931:931:931) (1091:1091:1091))
        (PORT d[4] (1768:1768:1768) (2082:2082:2082))
        (PORT d[5] (1486:1486:1486) (1761:1761:1761))
        (PORT d[6] (934:934:934) (1105:1105:1105))
        (PORT d[7] (1363:1363:1363) (1634:1634:1634))
        (PORT d[8] (906:906:906) (1055:1055:1055))
        (PORT d[9] (1957:1957:1957) (2252:2252:2252))
        (PORT d[10] (1203:1203:1203) (1397:1397:1397))
        (PORT d[11] (1458:1458:1458) (1714:1714:1714))
        (PORT d[12] (1129:1129:1129) (1311:1311:1311))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (711:711:711) (761:761:761))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT d[0] (1304:1304:1304) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1823:1823:1823))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1823:1823:1823))
        (PORT d[1] (1554:1554:1554) (1823:1823:1823))
        (PORT d[2] (1554:1554:1554) (1823:1823:1823))
        (PORT d[3] (1515:1515:1515) (1774:1774:1774))
        (PORT d[4] (1554:1554:1554) (1823:1823:1823))
        (PORT d[5] (1707:1707:1707) (1992:1992:1992))
        (PORT d[6] (1707:1707:1707) (1992:1992:1992))
        (PORT d[7] (1707:1707:1707) (1992:1992:1992))
        (PORT d[8] (1707:1707:1707) (1992:1992:1992))
        (PORT d[9] (1707:1707:1707) (1992:1992:1992))
        (PORT d[10] (1707:1707:1707) (1992:1992:1992))
        (PORT d[11] (1707:1707:1707) (1992:1992:1992))
        (PORT d[12] (1707:1707:1707) (1992:1992:1992))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1400:1400:1400))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (221:221:221))
        (PORT datab (155:155:155) (209:209:209))
        (PORT datac (331:331:331) (372:372:372))
        (PORT datad (496:496:496) (566:566:566))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1314:1314:1314))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1514:1514:1514))
        (PORT d[1] (1447:1447:1447) (1689:1689:1689))
        (PORT d[2] (2002:2002:2002) (2358:2358:2358))
        (PORT d[3] (1608:1608:1608) (1889:1889:1889))
        (PORT d[4] (1529:1529:1529) (1799:1799:1799))
        (PORT d[5] (1535:1535:1535) (1837:1837:1837))
        (PORT d[6] (1156:1156:1156) (1371:1371:1371))
        (PORT d[7] (1614:1614:1614) (1910:1910:1910))
        (PORT d[8] (2090:2090:2090) (2386:2386:2386))
        (PORT d[9] (1741:1741:1741) (2059:2059:2059))
        (PORT d[10] (1806:1806:1806) (2108:2108:2108))
        (PORT d[11] (1405:1405:1405) (1670:1670:1670))
        (PORT d[12] (2010:2010:2010) (2332:2332:2332))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1335:1335:1335))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (1518:1518:1518) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1815:1815:1815))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1815:1815:1815))
        (PORT d[1] (1563:1563:1563) (1815:1815:1815))
        (PORT d[2] (1563:1563:1563) (1815:1815:1815))
        (PORT d[3] (1532:1532:1532) (1784:1784:1784))
        (PORT d[4] (1563:1563:1563) (1815:1815:1815))
        (PORT d[5] (1738:1738:1738) (2014:2014:2014))
        (PORT d[6] (1738:1738:1738) (2014:2014:2014))
        (PORT d[7] (1738:1738:1738) (2014:2014:2014))
        (PORT d[8] (1738:1738:1738) (2014:2014:2014))
        (PORT d[9] (1738:1738:1738) (2014:2014:2014))
        (PORT d[10] (1738:1738:1738) (2014:2014:2014))
        (PORT d[11] (1738:1738:1738) (2014:2014:2014))
        (PORT d[12] (1738:1738:1738) (2014:2014:2014))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (780:780:780))
        (PORT datab (155:155:155) (208:208:208))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (676:676:676) (765:765:765))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (858:858:858))
        (PORT datab (513:513:513) (619:619:619))
        (PORT datad (655:655:655) (766:766:766))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (454:454:454) (497:497:497))
        (PORT sload (978:978:978) (879:879:879))
        (PORT ena (937:937:937) (1058:1058:1058))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (419:419:419) (516:516:516))
        (PORT datac (102:102:102) (122:122:122))
        (PORT datad (622:622:622) (729:729:729))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (744:744:744))
        (PORT datab (417:417:417) (514:514:514))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (173:173:173) (205:205:205))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (582:582:582))
        (PORT datab (766:766:766) (881:881:881))
        (PORT datac (490:490:490) (581:581:581))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (582:582:582))
        (PORT datab (730:730:730) (835:835:835))
        (PORT datac (629:629:629) (741:741:741))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[9\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (548:548:548))
        (PORT datad (345:345:345) (405:405:405))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (353:353:353))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (718:718:718) (814:814:814))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1408:1408:1408))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1820:1820:1820))
        (PORT d[1] (1209:1209:1209) (1453:1453:1453))
        (PORT d[2] (1685:1685:1685) (1983:1983:1983))
        (PORT d[3] (1411:1411:1411) (1646:1646:1646))
        (PORT d[4] (1779:1779:1779) (2108:2108:2108))
        (PORT d[5] (1088:1088:1088) (1296:1296:1296))
        (PORT d[6] (1307:1307:1307) (1556:1556:1556))
        (PORT d[7] (1157:1157:1157) (1373:1373:1373))
        (PORT d[8] (1657:1657:1657) (1960:1960:1960))
        (PORT d[9] (1624:1624:1624) (1915:1915:1915))
        (PORT d[10] (1714:1714:1714) (1999:1999:1999))
        (PORT d[11] (1576:1576:1576) (1860:1860:1860))
        (PORT d[12] (2276:2276:2276) (2648:2648:2648))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1198:1198:1198))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT d[0] (1459:1459:1459) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1556:1556:1556))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1556:1556:1556))
        (PORT d[1] (1332:1332:1332) (1556:1556:1556))
        (PORT d[2] (1332:1332:1332) (1556:1556:1556))
        (PORT d[3] (1302:1302:1302) (1520:1520:1520))
        (PORT d[4] (1332:1332:1332) (1556:1556:1556))
        (PORT d[5] (1187:1187:1187) (1392:1392:1392))
        (PORT d[6] (1187:1187:1187) (1392:1392:1392))
        (PORT d[7] (1187:1187:1187) (1392:1392:1392))
        (PORT d[8] (1187:1187:1187) (1392:1392:1392))
        (PORT d[9] (1187:1187:1187) (1392:1392:1392))
        (PORT d[10] (1187:1187:1187) (1392:1392:1392))
        (PORT d[11] (1187:1187:1187) (1392:1392:1392))
        (PORT d[12] (1187:1187:1187) (1392:1392:1392))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1448:1448:1448))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1771:1771:1771))
        (PORT d[1] (1416:1416:1416) (1689:1689:1689))
        (PORT d[2] (1794:1794:1794) (2094:2094:2094))
        (PORT d[3] (1665:1665:1665) (1960:1960:1960))
        (PORT d[4] (1595:1595:1595) (1892:1892:1892))
        (PORT d[5] (1223:1223:1223) (1451:1451:1451))
        (PORT d[6] (1410:1410:1410) (1670:1670:1670))
        (PORT d[7] (1572:1572:1572) (1852:1852:1852))
        (PORT d[8] (1689:1689:1689) (1999:1999:1999))
        (PORT d[9] (1636:1636:1636) (1930:1930:1930))
        (PORT d[10] (1650:1650:1650) (1909:1909:1909))
        (PORT d[11] (1569:1569:1569) (1857:1857:1857))
        (PORT d[12] (2253:2253:2253) (2624:2624:2624))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1211:1211:1211))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (1531:1531:1531) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1731:1731:1731))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1731:1731:1731))
        (PORT d[1] (1492:1492:1492) (1731:1731:1731))
        (PORT d[2] (1492:1492:1492) (1731:1731:1731))
        (PORT d[3] (1279:1279:1279) (1495:1495:1495))
        (PORT d[4] (1492:1492:1492) (1731:1731:1731))
        (PORT d[5] (1209:1209:1209) (1417:1417:1417))
        (PORT d[6] (1209:1209:1209) (1417:1417:1417))
        (PORT d[7] (1209:1209:1209) (1417:1417:1417))
        (PORT d[8] (1209:1209:1209) (1417:1417:1417))
        (PORT d[9] (1209:1209:1209) (1417:1417:1417))
        (PORT d[10] (1209:1209:1209) (1417:1417:1417))
        (PORT d[11] (1209:1209:1209) (1417:1417:1417))
        (PORT d[12] (1209:1209:1209) (1417:1417:1417))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1255:1255:1255))
        (PORT datab (1078:1078:1078) (1252:1252:1252))
        (PORT datac (332:332:332) (373:373:373))
        (PORT datad (501:501:501) (567:567:567))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1576:1576:1576))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1768:1768:1768))
        (PORT d[1] (1404:1404:1404) (1673:1673:1673))
        (PORT d[2] (1535:1535:1535) (1816:1816:1816))
        (PORT d[3] (1444:1444:1444) (1693:1693:1693))
        (PORT d[4] (1593:1593:1593) (1892:1892:1892))
        (PORT d[5] (1101:1101:1101) (1314:1314:1314))
        (PORT d[6] (1423:1423:1423) (1688:1688:1688))
        (PORT d[7] (1148:1148:1148) (1353:1353:1353))
        (PORT d[8] (1599:1599:1599) (1878:1878:1878))
        (PORT d[9] (1641:1641:1641) (1936:1936:1936))
        (PORT d[10] (1714:1714:1714) (1993:1993:1993))
        (PORT d[11] (1395:1395:1395) (1660:1660:1660))
        (PORT d[12] (2114:2114:2114) (2474:2474:2474))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1327:1327:1327))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT d[0] (1554:1554:1554) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1704:1704:1704))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1704:1704:1704))
        (PORT d[1] (1466:1466:1466) (1704:1704:1704))
        (PORT d[2] (1466:1466:1466) (1704:1704:1704))
        (PORT d[3] (1408:1408:1408) (1632:1632:1632))
        (PORT d[4] (1466:1466:1466) (1704:1704:1704))
        (PORT d[5] (1387:1387:1387) (1625:1625:1625))
        (PORT d[6] (1387:1387:1387) (1625:1625:1625))
        (PORT d[7] (1387:1387:1387) (1625:1625:1625))
        (PORT d[8] (1387:1387:1387) (1625:1625:1625))
        (PORT d[9] (1387:1387:1387) (1625:1625:1625))
        (PORT d[10] (1387:1387:1387) (1625:1625:1625))
        (PORT d[11] (1387:1387:1387) (1625:1625:1625))
        (PORT d[12] (1387:1387:1387) (1625:1625:1625))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (716:716:716) (833:833:833))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (2067:2067:2067))
        (PORT d[1] (1195:1195:1195) (1387:1387:1387))
        (PORT d[2] (1654:1654:1654) (1933:1933:1933))
        (PORT d[3] (1538:1538:1538) (1797:1797:1797))
        (PORT d[4] (2148:2148:2148) (2525:2525:2525))
        (PORT d[5] (892:892:892) (1068:1068:1068))
        (PORT d[6] (1120:1120:1120) (1336:1336:1336))
        (PORT d[7] (1379:1379:1379) (1622:1622:1622))
        (PORT d[8] (1460:1460:1460) (1682:1682:1682))
        (PORT d[9] (833:833:833) (971:971:971))
        (PORT d[10] (1365:1365:1365) (1588:1588:1588))
        (PORT d[11] (852:852:852) (993:993:993))
        (PORT d[12] (1916:1916:1916) (2243:2243:2243))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (991:991:991) (1096:1096:1096))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT d[0] (1516:1516:1516) (1636:1636:1636))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1697:1697:1697) (1970:1970:1970))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1970:1970:1970))
        (PORT d[1] (1695:1695:1695) (1970:1970:1970))
        (PORT d[2] (1695:1695:1695) (1970:1970:1970))
        (PORT d[3] (1667:1667:1667) (1936:1936:1936))
        (PORT d[4] (1695:1695:1695) (1970:1970:1970))
        (PORT d[5] (1573:1573:1573) (1843:1843:1843))
        (PORT d[6] (1573:1573:1573) (1843:1843:1843))
        (PORT d[7] (1573:1573:1573) (1843:1843:1843))
        (PORT d[8] (1573:1573:1573) (1843:1843:1843))
        (PORT d[9] (1573:1573:1573) (1843:1843:1843))
        (PORT d[10] (1573:1573:1573) (1843:1843:1843))
        (PORT d[11] (1573:1573:1573) (1843:1843:1843))
        (PORT d[12] (1573:1573:1573) (1843:1843:1843))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1258:1258:1258))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (517:517:517) (592:592:592))
        (PORT datad (819:819:819) (924:924:924))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1047:1047:1047) (1211:1211:1211))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1812:1812:1812))
        (PORT d[1] (1341:1341:1341) (1595:1595:1595))
        (PORT d[2] (1457:1457:1457) (1711:1711:1711))
        (PORT d[3] (1460:1460:1460) (1715:1715:1715))
        (PORT d[4] (1792:1792:1792) (2121:2121:2121))
        (PORT d[5] (1065:1065:1065) (1280:1280:1280))
        (PORT d[6] (1127:1127:1127) (1350:1350:1350))
        (PORT d[7] (1169:1169:1169) (1384:1384:1384))
        (PORT d[8] (1673:1673:1673) (1977:1977:1977))
        (PORT d[9] (1360:1360:1360) (1592:1592:1592))
        (PORT d[10] (1721:1721:1721) (2001:2001:2001))
        (PORT d[11] (1338:1338:1338) (1601:1601:1601))
        (PORT d[12] (2276:2276:2276) (2652:2652:2652))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1413:1413:1413))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (1481:1481:1481) (1640:1640:1640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1546:1546:1546))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1546:1546:1546))
        (PORT d[1] (1321:1321:1321) (1546:1546:1546))
        (PORT d[2] (1321:1321:1321) (1546:1546:1546))
        (PORT d[3] (1304:1304:1304) (1529:1529:1529))
        (PORT d[4] (1321:1321:1321) (1546:1546:1546))
        (PORT d[5] (1204:1204:1204) (1415:1415:1415))
        (PORT d[6] (1204:1204:1204) (1415:1415:1415))
        (PORT d[7] (1204:1204:1204) (1415:1415:1415))
        (PORT d[8] (1204:1204:1204) (1415:1415:1415))
        (PORT d[9] (1204:1204:1204) (1415:1415:1415))
        (PORT d[10] (1204:1204:1204) (1415:1415:1415))
        (PORT d[11] (1204:1204:1204) (1415:1415:1415))
        (PORT d[12] (1204:1204:1204) (1415:1415:1415))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1199:1199:1199))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1621:1621:1621))
        (PORT d[1] (1346:1346:1346) (1593:1593:1593))
        (PORT d[2] (1292:1292:1292) (1526:1526:1526))
        (PORT d[3] (1462:1462:1462) (1720:1720:1720))
        (PORT d[4] (1791:1791:1791) (2120:2120:2120))
        (PORT d[5] (1079:1079:1079) (1287:1287:1287))
        (PORT d[6] (1299:1299:1299) (1547:1547:1547))
        (PORT d[7] (999:999:999) (1191:1191:1191))
        (PORT d[8] (1661:1661:1661) (1965:1965:1965))
        (PORT d[9] (1348:1348:1348) (1574:1574:1574))
        (PORT d[10] (1733:1733:1733) (2020:2020:2020))
        (PORT d[11] (1335:1335:1335) (1599:1599:1599))
        (PORT d[12] (2273:2273:2273) (2650:2650:2650))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1406:1406:1406))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (1464:1464:1464) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1542:1542:1542))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1542:1542:1542))
        (PORT d[1] (1314:1314:1314) (1542:1542:1542))
        (PORT d[2] (1314:1314:1314) (1542:1542:1542))
        (PORT d[3] (1286:1286:1286) (1508:1508:1508))
        (PORT d[4] (1314:1314:1314) (1542:1542:1542))
        (PORT d[5] (1190:1190:1190) (1399:1399:1399))
        (PORT d[6] (1190:1190:1190) (1399:1399:1399))
        (PORT d[7] (1190:1190:1190) (1399:1399:1399))
        (PORT d[8] (1190:1190:1190) (1399:1399:1399))
        (PORT d[9] (1190:1190:1190) (1399:1399:1399))
        (PORT d[10] (1190:1190:1190) (1399:1399:1399))
        (PORT d[11] (1190:1190:1190) (1399:1399:1399))
        (PORT d[12] (1190:1190:1190) (1399:1399:1399))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1406:1406:1406))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1829:1829:1829))
        (PORT d[1] (1490:1490:1490) (1758:1758:1758))
        (PORT d[2] (1291:1291:1291) (1523:1523:1523))
        (PORT d[3] (1548:1548:1548) (1802:1802:1802))
        (PORT d[4] (1604:1604:1604) (1902:1902:1902))
        (PORT d[5] (1065:1065:1065) (1266:1266:1266))
        (PORT d[6] (1297:1297:1297) (1543:1543:1543))
        (PORT d[7] (1758:1758:1758) (2064:2064:2064))
        (PORT d[8] (1669:1669:1669) (1972:1972:1972))
        (PORT d[9] (1535:1535:1535) (1788:1788:1788))
        (PORT d[10] (1492:1492:1492) (1730:1730:1730))
        (PORT d[11] (1589:1589:1589) (1879:1879:1879))
        (PORT d[12] (2120:2120:2120) (2480:2480:2480))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1184:1184:1184))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (PORT d[0] (1532:1532:1532) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1741:1741:1741))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1741:1741:1741))
        (PORT d[1] (1497:1497:1497) (1741:1741:1741))
        (PORT d[2] (1497:1497:1497) (1741:1741:1741))
        (PORT d[3] (1261:1261:1261) (1472:1472:1472))
        (PORT d[4] (1497:1497:1497) (1741:1741:1741))
        (PORT d[5] (1213:1213:1213) (1428:1428:1428))
        (PORT d[6] (1213:1213:1213) (1428:1428:1428))
        (PORT d[7] (1213:1213:1213) (1428:1428:1428))
        (PORT d[8] (1213:1213:1213) (1428:1428:1428))
        (PORT d[9] (1213:1213:1213) (1428:1428:1428))
        (PORT d[10] (1213:1213:1213) (1428:1428:1428))
        (PORT d[11] (1213:1213:1213) (1428:1428:1428))
        (PORT d[12] (1213:1213:1213) (1428:1428:1428))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1621:1621:1621) (1797:1797:1797))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1248:1248:1248))
        (PORT datab (1112:1112:1112) (1310:1310:1310))
        (PORT datac (288:288:288) (329:329:329))
        (PORT datad (464:464:464) (529:529:529))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1065:1065:1065) (1233:1233:1233))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1792:1792:1792))
        (PORT d[1] (1463:1463:1463) (1730:1730:1730))
        (PORT d[2] (1435:1435:1435) (1677:1677:1677))
        (PORT d[3] (1603:1603:1603) (1879:1879:1879))
        (PORT d[4] (1783:1783:1783) (2109:2109:2109))
        (PORT d[5] (1082:1082:1082) (1290:1290:1290))
        (PORT d[6] (1317:1317:1317) (1569:1569:1569))
        (PORT d[7] (1379:1379:1379) (1628:1628:1628))
        (PORT d[8] (1618:1618:1618) (1918:1918:1918))
        (PORT d[9] (1539:1539:1539) (1797:1797:1797))
        (PORT d[10] (1714:1714:1714) (1994:1994:1994))
        (PORT d[11] (1192:1192:1192) (1435:1435:1435))
        (PORT d[12] (2119:2119:2119) (2474:2474:2474))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1191:1191:1191))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (1523:1523:1523) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1357:1357:1357))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1357:1357:1357))
        (PORT d[1] (1159:1159:1159) (1357:1357:1357))
        (PORT d[2] (1159:1159:1159) (1357:1357:1357))
        (PORT d[3] (1124:1124:1124) (1325:1325:1325))
        (PORT d[4] (1159:1159:1159) (1357:1357:1357))
        (PORT d[5] (1185:1185:1185) (1404:1404:1404))
        (PORT d[6] (1185:1185:1185) (1404:1404:1404))
        (PORT d[7] (1185:1185:1185) (1404:1404:1404))
        (PORT d[8] (1185:1185:1185) (1404:1404:1404))
        (PORT d[9] (1185:1185:1185) (1404:1404:1404))
        (PORT d[10] (1185:1185:1185) (1404:1404:1404))
        (PORT d[11] (1185:1185:1185) (1404:1404:1404))
        (PORT d[12] (1185:1185:1185) (1404:1404:1404))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1251:1251:1251))
        (PORT datab (376:376:376) (440:440:440))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (335:335:335) (382:382:382))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (721:721:721))
        (PORT datab (794:794:794) (926:926:926))
        (PORT datad (916:916:916) (1038:1038:1038))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (460:460:460) (502:502:502))
        (PORT sload (903:903:903) (802:802:802))
        (PORT ena (1081:1081:1081) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (750:750:750))
        (PORT datab (556:556:556) (668:668:668))
        (PORT datac (302:302:302) (358:358:358))
        (PORT datad (287:287:287) (334:334:334))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (394:394:394))
        (PORT datab (556:556:556) (669:669:669))
        (PORT datac (282:282:282) (329:329:329))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (634:634:634))
        (PORT datab (952:952:952) (1103:1103:1103))
        (PORT datac (130:130:130) (172:172:172))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (628:628:628))
        (PORT datab (776:776:776) (904:904:904))
        (PORT datac (756:756:756) (865:865:865))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[8\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT datab (700:700:700) (823:823:823))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (465:465:465) (507:507:507))
        (PORT ena (1554:1554:1554) (1755:1755:1755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1837:1837:1837))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (2160:2160:2160))
        (PORT d[1] (1631:1631:1631) (1948:1948:1948))
        (PORT d[2] (1568:1568:1568) (1846:1846:1846))
        (PORT d[3] (1639:1639:1639) (1926:1926:1926))
        (PORT d[4] (1138:1138:1138) (1360:1360:1360))
        (PORT d[5] (1245:1245:1245) (1481:1481:1481))
        (PORT d[6] (1367:1367:1367) (1615:1615:1615))
        (PORT d[7] (990:990:990) (1178:1178:1178))
        (PORT d[8] (1661:1661:1661) (1949:1949:1949))
        (PORT d[9] (1400:1400:1400) (1638:1638:1638))
        (PORT d[10] (2268:2268:2268) (2642:2642:2642))
        (PORT d[11] (1493:1493:1493) (1780:1780:1780))
        (PORT d[12] (1805:1805:1805) (2094:2094:2094))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1263:1263:1263))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (1515:1515:1515) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (777:777:777) (896:896:896))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (775:775:775) (896:896:896))
        (PORT d[1] (775:775:775) (896:896:896))
        (PORT d[2] (775:775:775) (896:896:896))
        (PORT d[3] (744:744:744) (862:862:862))
        (PORT d[4] (775:775:775) (896:896:896))
        (PORT d[5] (431:431:431) (504:504:504))
        (PORT d[6] (431:431:431) (504:504:504))
        (PORT d[7] (431:431:431) (504:504:504))
        (PORT d[8] (431:431:431) (504:504:504))
        (PORT d[9] (431:431:431) (504:504:504))
        (PORT d[10] (431:431:431) (504:504:504))
        (PORT d[11] (431:431:431) (504:504:504))
        (PORT d[12] (431:431:431) (504:504:504))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (2047:2047:2047))
        (PORT clk (1366:1366:1366) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (2294:2294:2294))
        (PORT d[1] (1621:1621:1621) (1937:1937:1937))
        (PORT d[2] (1938:1938:1938) (2270:2270:2270))
        (PORT d[3] (1606:1606:1606) (1874:1874:1874))
        (PORT d[4] (1368:1368:1368) (1628:1628:1628))
        (PORT d[5] (1054:1054:1054) (1267:1267:1267))
        (PORT d[6] (985:985:985) (1185:1185:1185))
        (PORT d[7] (810:810:810) (970:970:970))
        (PORT d[8] (1464:1464:1464) (1722:1722:1722))
        (PORT d[9] (1078:1078:1078) (1281:1281:1281))
        (PORT d[10] (2326:2326:2326) (2697:2697:2697))
        (PORT d[11] (1904:1904:1904) (2263:2263:2263))
        (PORT d[12] (2177:2177:2177) (2526:2526:2526))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1190:1190:1190))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT d[0] (1443:1443:1443) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1535:1535:1535))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1322:1322:1322) (1535:1535:1535))
        (PORT d[1] (1322:1322:1322) (1535:1535:1535))
        (PORT d[2] (1322:1322:1322) (1535:1535:1535))
        (PORT d[3] (1283:1283:1283) (1486:1486:1486))
        (PORT d[4] (1322:1322:1322) (1535:1535:1535))
        (PORT d[5] (652:652:652) (757:757:757))
        (PORT d[6] (652:652:652) (757:757:757))
        (PORT d[7] (652:652:652) (757:757:757))
        (PORT d[8] (652:652:652) (757:757:757))
        (PORT d[9] (652:652:652) (757:757:757))
        (PORT d[10] (652:652:652) (757:757:757))
        (PORT d[11] (652:652:652) (757:757:757))
        (PORT d[12] (652:652:652) (757:757:757))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (793:793:793) (913:913:913))
        (PORT clk (1384:1384:1384) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (2218:2218:2218))
        (PORT d[1] (822:822:822) (950:950:950))
        (PORT d[2] (1302:1302:1302) (1534:1534:1534))
        (PORT d[3] (1145:1145:1145) (1325:1325:1325))
        (PORT d[4] (1314:1314:1314) (1553:1553:1553))
        (PORT d[5] (890:890:890) (1072:1072:1072))
        (PORT d[6] (897:897:897) (1058:1058:1058))
        (PORT d[7] (781:781:781) (941:941:941))
        (PORT d[8] (1554:1554:1554) (1780:1780:1780))
        (PORT d[9] (973:973:973) (1141:1141:1141))
        (PORT d[10] (1752:1752:1752) (2040:2040:2040))
        (PORT d[11] (1671:1671:1671) (1988:1988:1988))
        (PORT d[12] (1973:1973:1973) (2294:2294:2294))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1059:1059:1059) (1179:1179:1179))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (PORT d[0] (1323:1323:1323) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1927:1927:1927) (2241:2241:2241))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2241:2241:2241))
        (PORT d[1] (1925:1925:1925) (2241:2241:2241))
        (PORT d[2] (1925:1925:1925) (2241:2241:2241))
        (PORT d[3] (1868:1868:1868) (2172:2172:2172))
        (PORT d[4] (1925:1925:1925) (2241:2241:2241))
        (PORT d[5] (1800:1800:1800) (2108:2108:2108))
        (PORT d[6] (1800:1800:1800) (2108:2108:2108))
        (PORT d[7] (1800:1800:1800) (2108:2108:2108))
        (PORT d[8] (1800:1800:1800) (2108:2108:2108))
        (PORT d[9] (1800:1800:1800) (2108:2108:2108))
        (PORT d[10] (1800:1800:1800) (2108:2108:2108))
        (PORT d[11] (1800:1800:1800) (2108:2108:2108))
        (PORT d[12] (1800:1800:1800) (2108:2108:2108))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (637:637:637) (741:741:741))
        (PORT clk (1384:1384:1384) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (2285:2285:2285))
        (PORT d[1] (988:988:988) (1148:1148:1148))
        (PORT d[2] (1781:1781:1781) (2070:2070:2070))
        (PORT d[3] (1336:1336:1336) (1545:1545:1545))
        (PORT d[4] (1344:1344:1344) (1590:1590:1590))
        (PORT d[5] (820:820:820) (993:993:993))
        (PORT d[6] (1079:1079:1079) (1266:1266:1266))
        (PORT d[7] (955:955:955) (1137:1137:1137))
        (PORT d[8] (1282:1282:1282) (1480:1480:1480))
        (PORT d[9] (658:658:658) (773:773:773))
        (PORT d[10] (1587:1587:1587) (1849:1849:1849))
        (PORT d[11] (1831:1831:1831) (2168:2168:2168))
        (PORT d[12] (2178:2178:2178) (2532:2532:2532))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1011:1011:1011) (1141:1141:1141))
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1408:1408:1408))
        (PORT d[0] (1327:1327:1327) (1433:1433:1433))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (2185:2185:2185))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (2185:2185:2185))
        (PORT d[1] (1884:1884:1884) (2185:2185:2185))
        (PORT d[2] (1884:1884:1884) (2185:2185:2185))
        (PORT d[3] (1899:1899:1899) (2212:2212:2212))
        (PORT d[4] (1884:1884:1884) (2185:2185:2185))
        (PORT d[5] (1768:1768:1768) (2067:2067:2067))
        (PORT d[6] (1768:1768:1768) (2067:2067:2067))
        (PORT d[7] (1768:1768:1768) (2067:2067:2067))
        (PORT d[8] (1768:1768:1768) (2067:2067:2067))
        (PORT d[9] (1768:1768:1768) (2067:2067:2067))
        (PORT d[10] (1768:1768:1768) (2067:2067:2067))
        (PORT d[11] (1768:1768:1768) (2067:2067:2067))
        (PORT d[12] (1768:1768:1768) (2067:2067:2067))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (988:988:988) (1091:1091:1091))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1337:1337:1337) (1574:1574:1574))
        (PORT datab (1268:1268:1268) (1508:1508:1508))
        (PORT datac (496:496:496) (558:558:558))
        (PORT datad (343:343:343) (387:387:387))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1170:1170:1170))
        (PORT datab (1116:1116:1116) (1290:1290:1290))
        (PORT datac (861:861:861) (995:995:995))
        (PORT datad (401:401:401) (452:452:452))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1460:1460:1460))
        (PORT clk (1346:1346:1346) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1754:1754:1754))
        (PORT d[1] (1647:1647:1647) (1958:1958:1958))
        (PORT d[2] (1646:1646:1646) (1917:1917:1917))
        (PORT d[3] (1830:1830:1830) (2151:2151:2151))
        (PORT d[4] (970:970:970) (1158:1158:1158))
        (PORT d[5] (1238:1238:1238) (1477:1477:1477))
        (PORT d[6] (1031:1031:1031) (1210:1210:1210))
        (PORT d[7] (1482:1482:1482) (1730:1730:1730))
        (PORT d[8] (1855:1855:1855) (2185:2185:2185))
        (PORT d[9] (1133:1133:1133) (1311:1311:1311))
        (PORT d[10] (2353:2353:2353) (2712:2712:2712))
        (PORT d[11] (1634:1634:1634) (1948:1948:1948))
        (PORT d[12] (1794:1794:1794) (2087:2087:2087))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1171:1171:1171))
        (PORT clk (1344:1344:1344) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (PORT d[0] (1421:1421:1421) (1568:1568:1568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1273:1273:1273))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1273:1273:1273))
        (PORT d[1] (1123:1123:1123) (1273:1273:1273))
        (PORT d[2] (1123:1123:1123) (1273:1273:1273))
        (PORT d[3] (1071:1071:1071) (1209:1209:1209))
        (PORT d[4] (1123:1123:1123) (1273:1273:1273))
        (PORT d[5] (1135:1135:1135) (1288:1288:1288))
        (PORT d[6] (1135:1135:1135) (1288:1288:1288))
        (PORT d[7] (1135:1135:1135) (1288:1288:1288))
        (PORT d[8] (1135:1135:1135) (1288:1288:1288))
        (PORT d[9] (1135:1135:1135) (1288:1288:1288))
        (PORT d[10] (1135:1135:1135) (1288:1288:1288))
        (PORT d[11] (1135:1135:1135) (1288:1288:1288))
        (PORT d[12] (1135:1135:1135) (1288:1288:1288))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1280:1280:1280))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1597:1597:1597))
        (PORT d[1] (1796:1796:1796) (2125:2125:2125))
        (PORT d[2] (1477:1477:1477) (1730:1730:1730))
        (PORT d[3] (1975:1975:1975) (2317:2317:2317))
        (PORT d[4] (962:962:962) (1152:1152:1152))
        (PORT d[5] (1298:1298:1298) (1548:1548:1548))
        (PORT d[6] (999:999:999) (1167:1167:1167))
        (PORT d[7] (1315:1315:1315) (1543:1543:1543))
        (PORT d[8] (1668:1668:1668) (1966:1966:1966))
        (PORT d[9] (992:992:992) (1154:1154:1154))
        (PORT d[10] (1368:1368:1368) (1601:1601:1601))
        (PORT d[11] (1651:1651:1651) (1964:1964:1964))
        (PORT d[12] (1796:1796:1796) (2092:2092:2092))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1056:1056:1056) (1178:1178:1178))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT d[0] (1589:1589:1589) (1759:1759:1759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1420:1420:1420))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1420:1420:1420))
        (PORT d[1] (1261:1261:1261) (1420:1420:1420))
        (PORT d[2] (1261:1261:1261) (1420:1420:1420))
        (PORT d[3] (1255:1255:1255) (1415:1415:1415))
        (PORT d[4] (1261:1261:1261) (1420:1420:1420))
        (PORT d[5] (1281:1281:1281) (1445:1445:1445))
        (PORT d[6] (1281:1281:1281) (1445:1445:1445))
        (PORT d[7] (1281:1281:1281) (1445:1445:1445))
        (PORT d[8] (1281:1281:1281) (1445:1445:1445))
        (PORT d[9] (1281:1281:1281) (1445:1445:1445))
        (PORT d[10] (1281:1281:1281) (1445:1445:1445))
        (PORT d[11] (1281:1281:1281) (1445:1445:1445))
        (PORT d[12] (1281:1281:1281) (1445:1445:1445))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1635:1635:1635) (1859:1859:1859))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1903:1903:1903) (2247:2247:2247))
        (PORT d[1] (1628:1628:1628) (1945:1945:1945))
        (PORT d[2] (1750:1750:1750) (2056:2056:2056))
        (PORT d[3] (1793:1793:1793) (2098:2098:2098))
        (PORT d[4] (1285:1285:1285) (1506:1506:1506))
        (PORT d[5] (1069:1069:1069) (1271:1271:1271))
        (PORT d[6] (1047:1047:1047) (1251:1251:1251))
        (PORT d[7] (833:833:833) (1004:1004:1004))
        (PORT d[8] (1683:1683:1683) (1974:1974:1974))
        (PORT d[9] (1098:1098:1098) (1301:1301:1301))
        (PORT d[10] (2274:2274:2274) (2628:2628:2628))
        (PORT d[11] (1700:1700:1700) (2027:2027:2027))
        (PORT d[12] (1983:1983:1983) (2302:2302:2302))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1363:1363:1363))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (PORT d[0] (1621:1621:1621) (1794:1794:1794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (587:587:587) (673:673:673))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (585:585:585) (673:673:673))
        (PORT d[1] (585:585:585) (673:673:673))
        (PORT d[2] (585:585:585) (673:673:673))
        (PORT d[3] (554:554:554) (637:637:637))
        (PORT d[4] (585:585:585) (673:673:673))
        (PORT d[5] (470:470:470) (549:549:549))
        (PORT d[6] (470:470:470) (549:549:549))
        (PORT d[7] (470:470:470) (549:549:549))
        (PORT d[8] (470:470:470) (549:549:549))
        (PORT d[9] (470:470:470) (549:549:549))
        (PORT d[10] (470:470:470) (549:549:549))
        (PORT d[11] (470:470:470) (549:549:549))
        (PORT d[12] (470:470:470) (549:549:549))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1658:1658:1658))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (2047:2047:2047))
        (PORT d[1] (1654:1654:1654) (1977:1977:1977))
        (PORT d[2] (1549:1549:1549) (1821:1821:1821))
        (PORT d[3] (1645:1645:1645) (1933:1933:1933))
        (PORT d[4] (1127:1127:1127) (1346:1346:1346))
        (PORT d[5] (1249:1249:1249) (1498:1498:1498))
        (PORT d[6] (1229:1229:1229) (1470:1470:1470))
        (PORT d[7] (1016:1016:1016) (1210:1210:1210))
        (PORT d[8] (1484:1484:1484) (1744:1744:1744))
        (PORT d[9] (1425:1425:1425) (1669:1669:1669))
        (PORT d[10] (2369:2369:2369) (2750:2750:2750))
        (PORT d[11] (1479:1479:1479) (1764:1764:1764))
        (PORT d[12] (1775:1775:1775) (2057:2057:2057))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1344:1344:1344))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1378:1378:1378))
        (PORT d[0] (1521:1521:1521) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (556:556:556) (639:639:639))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (554:554:554) (639:639:639))
        (PORT d[1] (554:554:554) (639:639:639))
        (PORT d[2] (554:554:554) (639:639:639))
        (PORT d[3] (731:731:731) (845:845:845))
        (PORT d[4] (554:554:554) (639:639:639))
        (PORT d[5] (446:446:446) (524:524:524))
        (PORT d[6] (446:446:446) (524:524:524))
        (PORT d[7] (446:446:446) (524:524:524))
        (PORT d[8] (446:446:446) (524:524:524))
        (PORT d[9] (446:446:446) (524:524:524))
        (PORT d[10] (446:446:446) (524:524:524))
        (PORT d[11] (446:446:446) (524:524:524))
        (PORT d[12] (446:446:446) (524:524:524))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1711:1711:1711))
        (PORT datab (1415:1415:1415) (1653:1653:1653))
        (PORT datac (331:331:331) (372:372:372))
        (PORT datad (508:508:508) (577:577:577))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1315:1315:1315))
        (PORT datab (915:915:915) (1066:1066:1066))
        (PORT datac (942:942:942) (1065:1065:1065))
        (PORT datad (675:675:675) (783:783:783))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (808:808:808) (952:952:952))
        (PORT datad (156:156:156) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (365:365:365) (396:396:396))
        (PORT sload (788:788:788) (719:719:719))
        (PORT ena (1087:1087:1087) (1239:1239:1239))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (810:810:810))
        (PORT datab (732:732:732) (869:869:869))
        (PORT datac (173:173:173) (203:203:203))
        (PORT datad (337:337:337) (393:393:393))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (589:589:589))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (667:667:667) (789:789:789))
        (PORT datad (324:324:324) (378:378:378))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (590:590:590))
        (PORT datab (304:304:304) (353:353:353))
        (PORT datac (102:102:102) (123:123:123))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (739:739:739))
        (PORT datab (640:640:640) (741:741:741))
        (PORT datac (635:635:635) (732:732:732))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (559:559:559) (651:651:651))
        (PORT datab (2023:2023:2023) (2346:2346:2346))
        (PORT datac (634:634:634) (731:731:731))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[7\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datac (453:453:453) (527:527:527))
        (PORT datad (101:101:101) (118:118:118))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (233:233:233))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1222:1222:1222) (1203:1203:1203))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (714:714:714) (805:805:805))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1292:1292:1292))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (2022:2022:2022))
        (PORT d[1] (1660:1660:1660) (1984:1984:1984))
        (PORT d[2] (1517:1517:1517) (1793:1793:1793))
        (PORT d[3] (1648:1648:1648) (1938:1938:1938))
        (PORT d[4] (1124:1124:1124) (1328:1328:1328))
        (PORT d[5] (1412:1412:1412) (1671:1671:1671))
        (PORT d[6] (1521:1521:1521) (1790:1790:1790))
        (PORT d[7] (1024:1024:1024) (1219:1219:1219))
        (PORT d[8] (1641:1641:1641) (1935:1935:1935))
        (PORT d[9] (1419:1419:1419) (1658:1658:1658))
        (PORT d[10] (2357:2357:2357) (2731:2731:2731))
        (PORT d[11] (1462:1462:1462) (1740:1740:1740))
        (PORT d[12] (1623:1623:1623) (1892:1892:1892))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1342:1342:1342))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (1697:1697:1697) (1872:1872:1872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (593:593:593) (682:682:682))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (591:591:591) (682:682:682))
        (PORT d[1] (591:591:591) (682:682:682))
        (PORT d[2] (591:591:591) (682:682:682))
        (PORT d[3] (562:562:562) (648:648:648))
        (PORT d[4] (591:591:591) (682:682:682))
        (PORT d[5] (479:479:479) (565:565:565))
        (PORT d[6] (479:479:479) (565:565:565))
        (PORT d[7] (479:479:479) (565:565:565))
        (PORT d[8] (479:479:479) (565:565:565))
        (PORT d[9] (479:479:479) (565:565:565))
        (PORT d[10] (479:479:479) (565:565:565))
        (PORT d[11] (479:479:479) (565:565:565))
        (PORT d[12] (479:479:479) (565:565:565))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1286:1286:1286))
        (PORT clk (1365:1365:1365) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2261:2261:2261))
        (PORT d[1] (1624:1624:1624) (1936:1936:1936))
        (PORT d[2] (1771:1771:1771) (2082:2082:2082))
        (PORT d[3] (1622:1622:1622) (1907:1907:1907))
        (PORT d[4] (1337:1337:1337) (1591:1591:1591))
        (PORT d[5] (1075:1075:1075) (1282:1282:1282))
        (PORT d[6] (1029:1029:1029) (1229:1229:1229))
        (PORT d[7] (804:804:804) (978:978:978))
        (PORT d[8] (1867:1867:1867) (2183:2183:2183))
        (PORT d[9] (1066:1066:1066) (1261:1261:1261))
        (PORT d[10] (2292:2292:2292) (2647:2647:2647))
        (PORT d[11] (1696:1696:1696) (2018:2018:2018))
        (PORT d[12] (2168:2168:2168) (2516:2516:2516))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1240:1240:1240))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (PORT d[0] (1494:1494:1494) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (765:765:765) (880:880:880))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (763:763:763) (880:880:880))
        (PORT d[1] (763:763:763) (880:880:880))
        (PORT d[2] (763:763:763) (880:880:880))
        (PORT d[3] (756:756:756) (874:874:874))
        (PORT d[4] (763:763:763) (880:880:880))
        (PORT d[5] (1264:1264:1264) (1469:1469:1469))
        (PORT d[6] (1264:1264:1264) (1469:1469:1469))
        (PORT d[7] (1264:1264:1264) (1469:1469:1469))
        (PORT d[8] (1264:1264:1264) (1469:1469:1469))
        (PORT d[9] (1264:1264:1264) (1469:1469:1469))
        (PORT d[10] (1264:1264:1264) (1469:1469:1469))
        (PORT d[11] (1264:1264:1264) (1469:1469:1469))
        (PORT d[12] (1264:1264:1264) (1469:1469:1469))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (714:714:714) (820:820:820))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1687:1687:1687))
        (PORT d[1] (1588:1588:1588) (1882:1882:1882))
        (PORT d[2] (1337:1337:1337) (1552:1552:1552))
        (PORT d[3] (1079:1079:1079) (1258:1258:1258))
        (PORT d[4] (1252:1252:1252) (1476:1476:1476))
        (PORT d[5] (1642:1642:1642) (1934:1934:1934))
        (PORT d[6] (1441:1441:1441) (1658:1658:1658))
        (PORT d[7] (1568:1568:1568) (1868:1868:1868))
        (PORT d[8] (1223:1223:1223) (1409:1409:1409))
        (PORT d[9] (1193:1193:1193) (1371:1371:1371))
        (PORT d[10] (1223:1223:1223) (1426:1426:1426))
        (PORT d[11] (1244:1244:1244) (1488:1488:1488))
        (PORT d[12] (968:968:968) (1131:1131:1131))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (918:918:918) (1001:1001:1001))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT d[0] (1163:1163:1163) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1550:1550:1550) (1789:1789:1789))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1789:1789:1789))
        (PORT d[1] (1548:1548:1548) (1789:1789:1789))
        (PORT d[2] (1548:1548:1548) (1789:1789:1789))
        (PORT d[3] (1615:1615:1615) (1848:1848:1848))
        (PORT d[4] (1548:1548:1548) (1789:1789:1789))
        (PORT d[5] (1661:1661:1661) (1920:1920:1920))
        (PORT d[6] (1661:1661:1661) (1920:1920:1920))
        (PORT d[7] (1661:1661:1661) (1920:1920:1920))
        (PORT d[8] (1661:1661:1661) (1920:1920:1920))
        (PORT d[9] (1661:1661:1661) (1920:1920:1920))
        (PORT d[10] (1661:1661:1661) (1920:1920:1920))
        (PORT d[11] (1661:1661:1661) (1920:1920:1920))
        (PORT d[12] (1661:1661:1661) (1920:1920:1920))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2408:2408:2408))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (843:843:843))
        (PORT datab (1197:1197:1197) (1392:1392:1392))
        (PORT datac (1155:1155:1155) (1346:1346:1346))
        (PORT datad (642:642:642) (733:733:733))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1230:1230:1230) (1440:1440:1440))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1922:1922:1922) (2274:2274:2274))
        (PORT d[1] (1607:1607:1607) (1917:1917:1917))
        (PORT d[2] (1770:1770:1770) (2083:2083:2083))
        (PORT d[3] (1789:1789:1789) (2082:2082:2082))
        (PORT d[4] (1183:1183:1183) (1419:1419:1419))
        (PORT d[5] (1069:1069:1069) (1270:1270:1270))
        (PORT d[6] (1049:1049:1049) (1256:1256:1256))
        (PORT d[7] (806:806:806) (968:968:968))
        (PORT d[8] (1862:1862:1862) (2181:2181:2181))
        (PORT d[9] (1081:1081:1081) (1280:1280:1280))
        (PORT d[10] (2286:2286:2286) (2640:2640:2640))
        (PORT d[11] (1706:1706:1706) (2030:2030:2030))
        (PORT d[12] (1984:1984:1984) (2303:2303:2303))
        (PORT clk (1362:1362:1362) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1329:1329:1329))
        (PORT clk (1362:1362:1362) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (PORT d[0] (1461:1461:1461) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (611:611:611) (715:715:715))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (609:609:609) (715:715:715))
        (PORT d[1] (609:609:609) (715:715:715))
        (PORT d[2] (609:609:609) (715:715:715))
        (PORT d[3] (591:591:591) (693:693:693))
        (PORT d[4] (609:609:609) (715:715:715))
        (PORT d[5] (484:484:484) (570:570:570))
        (PORT d[6] (484:484:484) (570:570:570))
        (PORT d[7] (484:484:484) (570:570:570))
        (PORT d[8] (484:484:484) (570:570:570))
        (PORT d[9] (484:484:484) (570:570:570))
        (PORT d[10] (484:484:484) (570:570:570))
        (PORT d[11] (484:484:484) (570:570:570))
        (PORT d[12] (484:484:484) (570:570:570))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (1072:1072:1072))
        (PORT datab (1173:1173:1173) (1371:1371:1371))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (998:998:998) (1144:1144:1144))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1289:1289:1289))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1980:1980:1980))
        (PORT d[1] (1791:1791:1791) (2119:2119:2119))
        (PORT d[2] (1545:1545:1545) (1818:1818:1818))
        (PORT d[3] (1805:1805:1805) (2115:2115:2115))
        (PORT d[4] (1127:1127:1127) (1329:1329:1329))
        (PORT d[5] (1255:1255:1255) (1498:1498:1498))
        (PORT d[6] (1384:1384:1384) (1637:1637:1637))
        (PORT d[7] (1010:1010:1010) (1199:1199:1199))
        (PORT d[8] (1669:1669:1669) (1970:1970:1970))
        (PORT d[9] (1418:1418:1418) (1657:1657:1657))
        (PORT d[10] (2363:2363:2363) (2743:2743:2743))
        (PORT d[11] (1468:1468:1468) (1747:1747:1747))
        (PORT d[12] (1790:1790:1790) (2079:2079:2079))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1324:1324:1324))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (PORT d[0] (1565:1565:1565) (1735:1735:1735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (589:589:589) (681:681:681))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (587:587:587) (681:681:681))
        (PORT d[1] (587:587:587) (681:681:681))
        (PORT d[2] (587:587:587) (681:681:681))
        (PORT d[3] (545:545:545) (631:631:631))
        (PORT d[4] (587:587:587) (681:681:681))
        (PORT d[5] (459:459:459) (538:538:538))
        (PORT d[6] (459:459:459) (538:538:538))
        (PORT d[7] (459:459:459) (538:538:538))
        (PORT d[8] (459:459:459) (538:538:538))
        (PORT d[9] (459:459:459) (538:538:538))
        (PORT d[10] (459:459:459) (538:538:538))
        (PORT d[11] (459:459:459) (538:538:538))
        (PORT d[12] (459:459:459) (538:538:538))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1557:1557:1557))
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1668:1668:1668) (1961:1961:1961))
        (PORT d[1] (1819:1819:1819) (2152:2152:2152))
        (PORT d[2] (1468:1468:1468) (1722:1722:1722))
        (PORT d[3] (1811:1811:1811) (2137:2137:2137))
        (PORT d[4] (941:941:941) (1125:1125:1125))
        (PORT d[5] (1306:1306:1306) (1558:1558:1558))
        (PORT d[6] (1176:1176:1176) (1372:1372:1372))
        (PORT d[7] (1118:1118:1118) (1315:1315:1315))
        (PORT d[8] (1649:1649:1649) (1942:1942:1942))
        (PORT d[9] (1165:1165:1165) (1358:1358:1358))
        (PORT d[10] (2131:2131:2131) (2486:2486:2486))
        (PORT d[11] (1444:1444:1444) (1721:1721:1721))
        (PORT d[12] (1654:1654:1654) (1934:1934:1934))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1204:1204:1204))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (PORT d[0] (1592:1592:1592) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1435:1435:1435))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1435:1435:1435))
        (PORT d[1] (1270:1270:1270) (1435:1435:1435))
        (PORT d[2] (1270:1270:1270) (1435:1435:1435))
        (PORT d[3] (1239:1239:1239) (1400:1400:1400))
        (PORT d[4] (1270:1270:1270) (1435:1435:1435))
        (PORT d[5] (1309:1309:1309) (1482:1482:1482))
        (PORT d[6] (1309:1309:1309) (1482:1482:1482))
        (PORT d[7] (1309:1309:1309) (1482:1482:1482))
        (PORT d[8] (1309:1309:1309) (1482:1482:1482))
        (PORT d[9] (1309:1309:1309) (1482:1482:1482))
        (PORT d[10] (1309:1309:1309) (1482:1482:1482))
        (PORT d[11] (1309:1309:1309) (1482:1482:1482))
        (PORT d[12] (1309:1309:1309) (1482:1482:1482))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1276:1276:1276))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1838:1838:1838) (2159:2159:2159))
        (PORT d[1] (1613:1613:1613) (1923:1923:1923))
        (PORT d[2] (1569:1569:1569) (1847:1847:1847))
        (PORT d[3] (1800:1800:1800) (2109:2109:2109))
        (PORT d[4] (1281:1281:1281) (1503:1503:1503))
        (PORT d[5] (1256:1256:1256) (1493:1493:1493))
        (PORT d[6] (1375:1375:1375) (1631:1631:1631))
        (PORT d[7] (829:829:829) (994:994:994))
        (PORT d[8] (1675:1675:1675) (1965:1965:1965))
        (PORT d[9] (1239:1239:1239) (1458:1458:1458))
        (PORT d[10] (2280:2280:2280) (2638:2638:2638))
        (PORT d[11] (1511:1511:1511) (1803:1803:1803))
        (PORT d[12] (1805:1805:1805) (2097:2097:2097))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1363:1363:1363))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT d[0] (1616:1616:1616) (1784:1784:1784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (572:572:572) (661:661:661))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (570:570:570) (661:661:661))
        (PORT d[1] (570:570:570) (661:661:661))
        (PORT d[2] (570:570:570) (661:661:661))
        (PORT d[3] (740:740:740) (853:853:853))
        (PORT d[4] (570:570:570) (661:661:661))
        (PORT d[5] (445:445:445) (521:521:521))
        (PORT d[6] (445:445:445) (521:521:521))
        (PORT d[7] (445:445:445) (521:521:521))
        (PORT d[8] (445:445:445) (521:521:521))
        (PORT d[9] (445:445:445) (521:521:521))
        (PORT d[10] (445:445:445) (521:521:521))
        (PORT d[11] (445:445:445) (521:521:521))
        (PORT d[12] (445:445:445) (521:521:521))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1367:1367:1367))
        (PORT clk (1351:1351:1351) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1729:1729:1729))
        (PORT d[1] (1611:1611:1611) (1911:1911:1911))
        (PORT d[2] (1478:1478:1478) (1730:1730:1730))
        (PORT d[3] (1829:1829:1829) (2151:2151:2151))
        (PORT d[4] (964:964:964) (1152:1152:1152))
        (PORT d[5] (1295:1295:1295) (1547:1547:1547))
        (PORT d[6] (1017:1017:1017) (1190:1190:1190))
        (PORT d[7] (1482:1482:1482) (1733:1733:1733))
        (PORT d[8] (1836:1836:1836) (2162:2162:2162))
        (PORT d[9] (984:984:984) (1144:1144:1144))
        (PORT d[10] (2128:2128:2128) (2480:2480:2480))
        (PORT d[11] (1633:1633:1633) (1943:1943:1943))
        (PORT d[12] (1803:1803:1803) (2100:2100:2100))
        (PORT clk (1349:1349:1349) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1345:1345:1345))
        (PORT clk (1349:1349:1349) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (PORT d[0] (1512:1512:1512) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1431:1431:1431))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1431:1431:1431))
        (PORT d[1] (1269:1269:1269) (1431:1431:1431))
        (PORT d[2] (1269:1269:1269) (1431:1431:1431))
        (PORT d[3] (1228:1228:1228) (1384:1384:1384))
        (PORT d[4] (1269:1269:1269) (1431:1431:1431))
        (PORT d[5] (1275:1275:1275) (1443:1443:1443))
        (PORT d[6] (1275:1275:1275) (1443:1443:1443))
        (PORT d[7] (1275:1275:1275) (1443:1443:1443))
        (PORT d[8] (1275:1275:1275) (1443:1443:1443))
        (PORT d[9] (1275:1275:1275) (1443:1443:1443))
        (PORT d[10] (1275:1275:1275) (1443:1443:1443))
        (PORT d[11] (1275:1275:1275) (1443:1443:1443))
        (PORT d[12] (1275:1275:1275) (1443:1443:1443))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (892:892:892))
        (PORT datab (1196:1196:1196) (1391:1391:1391))
        (PORT datac (1157:1157:1157) (1349:1349:1349))
        (PORT datad (1114:1114:1114) (1275:1275:1275))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (1029:1029:1029))
        (PORT datab (1197:1197:1197) (1392:1392:1392))
        (PORT datac (890:890:890) (1003:1003:1003))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (514:514:514) (620:620:620))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (279:279:279) (298:298:298))
        (PORT sload (978:978:978) (879:879:879))
        (PORT ena (937:937:937) (1058:1058:1058))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (1011:1011:1011))
        (PORT datab (803:803:803) (933:933:933))
        (PORT datac (352:352:352) (416:416:416))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (858:858:858))
        (PORT datab (800:800:800) (929:929:929))
        (PORT datac (351:351:351) (415:415:415))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (432:432:432))
        (PORT datab (388:388:388) (471:471:471))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (567:567:567))
        (PORT datab (481:481:481) (560:560:560))
        (PORT datac (127:127:127) (168:168:168))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (570:570:570))
        (PORT datab (775:775:775) (899:899:899))
        (PORT datac (596:596:596) (684:684:684))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[6\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (459:459:459) (547:547:547))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (204:204:204) (245:245:245))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (718:718:718) (814:814:814))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (901:901:901) (1052:1052:1052))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1550:1550:1550))
        (PORT d[1] (1281:1281:1281) (1531:1531:1531))
        (PORT d[2] (1887:1887:1887) (2216:2216:2216))
        (PORT d[3] (1563:1563:1563) (1842:1842:1842))
        (PORT d[4] (667:667:667) (786:786:786))
        (PORT d[5] (812:812:812) (959:959:959))
        (PORT d[6] (1610:1610:1610) (1846:1846:1846))
        (PORT d[7] (1433:1433:1433) (1708:1708:1708))
        (PORT d[8] (1229:1229:1229) (1419:1419:1419))
        (PORT d[9] (1193:1193:1193) (1372:1372:1372))
        (PORT d[10] (1217:1217:1217) (1415:1415:1415))
        (PORT d[11] (1184:1184:1184) (1414:1414:1414))
        (PORT d[12] (957:957:957) (1116:1116:1116))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (906:906:906) (988:988:988))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (PORT d[0] (1157:1157:1157) (1238:1238:1238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1814:1814:1814))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1814:1814:1814))
        (PORT d[1] (1568:1568:1568) (1814:1814:1814))
        (PORT d[2] (1568:1568:1568) (1814:1814:1814))
        (PORT d[3] (1529:1529:1529) (1764:1764:1764))
        (PORT d[4] (1568:1568:1568) (1814:1814:1814))
        (PORT d[5] (1662:1662:1662) (1921:1921:1921))
        (PORT d[6] (1662:1662:1662) (1921:1921:1921))
        (PORT d[7] (1662:1662:1662) (1921:1921:1921))
        (PORT d[8] (1662:1662:1662) (1921:1921:1921))
        (PORT d[9] (1662:1662:1662) (1921:1921:1921))
        (PORT d[10] (1662:1662:1662) (1921:1921:1921))
        (PORT d[11] (1662:1662:1662) (1921:1921:1921))
        (PORT d[12] (1662:1662:1662) (1921:1921:1921))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2407:2407:2407))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (559:559:559) (656:656:656))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1585:1585:1585))
        (PORT d[1] (1941:1941:1941) (2278:2278:2278))
        (PORT d[2] (1088:1088:1088) (1267:1267:1267))
        (PORT d[3] (564:564:564) (668:668:668))
        (PORT d[4] (973:973:973) (1128:1128:1128))
        (PORT d[5] (604:604:604) (720:720:720))
        (PORT d[6] (860:860:860) (1004:1004:1004))
        (PORT d[7] (1958:1958:1958) (2310:2310:2310))
        (PORT d[8] (571:571:571) (668:668:668))
        (PORT d[9] (1573:1573:1573) (1811:1811:1811))
        (PORT d[10] (1003:1003:1003) (1159:1159:1159))
        (PORT d[11] (1551:1551:1551) (1830:1830:1830))
        (PORT d[12] (730:730:730) (851:851:851))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (557:557:557) (591:591:591))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT d[0] (843:843:843) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (2251:2251:2251))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2251:2251:2251))
        (PORT d[1] (1944:1944:1944) (2251:2251:2251))
        (PORT d[2] (1944:1944:1944) (2251:2251:2251))
        (PORT d[3] (2047:2047:2047) (2377:2377:2377))
        (PORT d[4] (1944:1944:1944) (2251:2251:2251))
        (PORT d[5] (2086:2086:2086) (2427:2427:2427))
        (PORT d[6] (2086:2086:2086) (2427:2427:2427))
        (PORT d[7] (2086:2086:2086) (2427:2427:2427))
        (PORT d[8] (2086:2086:2086) (2427:2427:2427))
        (PORT d[9] (2086:2086:2086) (2427:2427:2427))
        (PORT d[10] (2086:2086:2086) (2427:2427:2427))
        (PORT d[11] (2086:2086:2086) (2427:2427:2427))
        (PORT d[12] (2086:2086:2086) (2427:2427:2427))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1178:1178:1178))
        (PORT datab (561:561:561) (647:647:647))
        (PORT datac (884:884:884) (1026:1026:1026))
        (PORT datad (188:188:188) (221:221:221))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1429:1429:1429))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1518:1518:1518))
        (PORT d[1] (1279:1279:1279) (1536:1536:1536))
        (PORT d[2] (1678:1678:1678) (1965:1965:1965))
        (PORT d[3] (1752:1752:1752) (2041:2041:2041))
        (PORT d[4] (1116:1116:1116) (1319:1319:1319))
        (PORT d[5] (1469:1469:1469) (1749:1749:1749))
        (PORT d[6] (1416:1416:1416) (1688:1688:1688))
        (PORT d[7] (2045:2045:2045) (2414:2414:2414))
        (PORT d[8] (1729:1729:1729) (1965:1965:1965))
        (PORT d[9] (1677:1677:1677) (1897:1897:1897))
        (PORT d[10] (2359:2359:2359) (2716:2716:2716))
        (PORT d[11] (1153:1153:1153) (1372:1372:1372))
        (PORT d[12] (1699:1699:1699) (1976:1976:1976))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1269:1269:1269))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (1654:1654:1654) (1826:1826:1826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (2156:2156:2156))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (2156:2156:2156))
        (PORT d[1] (1874:1874:1874) (2156:2156:2156))
        (PORT d[2] (1874:1874:1874) (2156:2156:2156))
        (PORT d[3] (1979:1979:1979) (2268:2268:2268))
        (PORT d[4] (1874:1874:1874) (2156:2156:2156))
        (PORT d[5] (2550:2550:2550) (2959:2959:2959))
        (PORT d[6] (2550:2550:2550) (2959:2959:2959))
        (PORT d[7] (2550:2550:2550) (2959:2959:2959))
        (PORT d[8] (2550:2550:2550) (2959:2959:2959))
        (PORT d[9] (2550:2550:2550) (2959:2959:2959))
        (PORT d[10] (2550:2550:2550) (2959:2959:2959))
        (PORT d[11] (2550:2550:2550) (2959:2959:2959))
        (PORT d[12] (2550:2550:2550) (2959:2959:2959))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1410:1410:1410))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1402:1402:1402))
        (PORT d[1] (979:979:979) (1166:1166:1166))
        (PORT d[2] (2005:2005:2005) (2336:2336:2336))
        (PORT d[3] (1419:1419:1419) (1672:1672:1672))
        (PORT d[4] (1492:1492:1492) (1737:1737:1737))
        (PORT d[5] (1682:1682:1682) (2002:2002:2002))
        (PORT d[6] (1399:1399:1399) (1664:1664:1664))
        (PORT d[7] (2136:2136:2136) (2499:2499:2499))
        (PORT d[8] (2117:2117:2117) (2416:2416:2416))
        (PORT d[9] (2032:2032:2032) (2310:2310:2310))
        (PORT d[10] (2185:2185:2185) (2549:2549:2549))
        (PORT d[11] (963:963:963) (1153:1153:1153))
        (PORT d[12] (1902:1902:1902) (2210:2210:2210))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1089:1089:1089) (1158:1158:1158))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT d[0] (1326:1326:1326) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2604:2604:2604))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2238:2238:2238) (2604:2604:2604))
        (PORT d[1] (2238:2238:2238) (2604:2604:2604))
        (PORT d[2] (2238:2238:2238) (2604:2604:2604))
        (PORT d[3] (2336:2336:2336) (2707:2707:2707))
        (PORT d[4] (2238:2238:2238) (2604:2604:2604))
        (PORT d[5] (2167:2167:2167) (2516:2516:2516))
        (PORT d[6] (2167:2167:2167) (2516:2516:2516))
        (PORT d[7] (2167:2167:2167) (2516:2516:2516))
        (PORT d[8] (2167:2167:2167) (2516:2516:2516))
        (PORT d[9] (2167:2167:2167) (2516:2516:2516))
        (PORT d[10] (2167:2167:2167) (2516:2516:2516))
        (PORT d[11] (2167:2167:2167) (2516:2516:2516))
        (PORT d[12] (2167:2167:2167) (2516:2516:2516))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (1052:1052:1052))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (891:891:891) (1033:1033:1033))
        (PORT datad (925:925:925) (1069:1069:1069))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1433:1433:1433))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1692:1692:1692))
        (PORT d[1] (1434:1434:1434) (1707:1707:1707))
        (PORT d[2] (1853:1853:1853) (2169:2169:2169))
        (PORT d[3] (1430:1430:1430) (1681:1681:1681))
        (PORT d[4] (1305:1305:1305) (1532:1532:1532))
        (PORT d[5] (1519:1519:1519) (1816:1816:1816))
        (PORT d[6] (1568:1568:1568) (1847:1847:1847))
        (PORT d[7] (2217:2217:2217) (2606:2606:2606))
        (PORT d[8] (1930:1930:1930) (2197:2197:2197))
        (PORT d[9] (1850:1850:1850) (2104:2104:2104))
        (PORT d[10] (2151:2151:2151) (2506:2506:2506))
        (PORT d[11] (1359:1359:1359) (1618:1618:1618))
        (PORT d[12] (1882:1882:1882) (2186:2186:2186))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1188:1188:1188))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT d[0] (1466:1466:1466) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2802:2802:2802))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2802:2802:2802))
        (PORT d[1] (2418:2418:2418) (2802:2802:2802))
        (PORT d[2] (2418:2418:2418) (2802:2802:2802))
        (PORT d[3] (2487:2487:2487) (2881:2881:2881))
        (PORT d[4] (2418:2418:2418) (2802:2802:2802))
        (PORT d[5] (2374:2374:2374) (2762:2762:2762))
        (PORT d[6] (2374:2374:2374) (2762:2762:2762))
        (PORT d[7] (2374:2374:2374) (2762:2762:2762))
        (PORT d[8] (2374:2374:2374) (2762:2762:2762))
        (PORT d[9] (2374:2374:2374) (2762:2762:2762))
        (PORT d[10] (2374:2374:2374) (2762:2762:2762))
        (PORT d[11] (2374:2374:2374) (2762:2762:2762))
        (PORT d[12] (2374:2374:2374) (2762:2762:2762))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1459:1459:1459))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1480:1480:1480))
        (PORT d[1] (1260:1260:1260) (1511:1511:1511))
        (PORT d[2] (1666:1666:1666) (1947:1947:1947))
        (PORT d[3] (1533:1533:1533) (1785:1785:1785))
        (PORT d[4] (934:934:934) (1105:1105:1105))
        (PORT d[5] (1510:1510:1510) (1793:1793:1793))
        (PORT d[6] (1568:1568:1568) (1846:1846:1846))
        (PORT d[7] (1816:1816:1816) (2150:2150:2150))
        (PORT d[8] (1515:1515:1515) (1715:1715:1715))
        (PORT d[9] (1558:1558:1558) (1769:1769:1769))
        (PORT d[10] (2331:2331:2331) (2709:2709:2709))
        (PORT d[11] (1188:1188:1188) (1413:1413:1413))
        (PORT d[12] (1696:1696:1696) (1978:1978:1978))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1365:1365:1365))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (PORT d[0] (1395:1395:1395) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1777:1777:1777))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1777:1777:1777))
        (PORT d[1] (1542:1542:1542) (1777:1777:1777))
        (PORT d[2] (1542:1542:1542) (1777:1777:1777))
        (PORT d[3] (1512:1512:1512) (1744:1744:1744))
        (PORT d[4] (1542:1542:1542) (1777:1777:1777))
        (PORT d[5] (2728:2728:2728) (3159:3159:3159))
        (PORT d[6] (2728:2728:2728) (3159:3159:3159))
        (PORT d[7] (2728:2728:2728) (3159:3159:3159))
        (PORT d[8] (2728:2728:2728) (3159:3159:3159))
        (PORT d[9] (2728:2728:2728) (3159:3159:3159))
        (PORT d[10] (2728:2728:2728) (3159:3159:3159))
        (PORT d[11] (2728:2728:2728) (3159:3159:3159))
        (PORT d[12] (2728:2728:2728) (3159:3159:3159))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1696:1696:1696))
        (PORT datab (1045:1045:1045) (1216:1216:1216))
        (PORT datac (927:927:927) (1072:1072:1072))
        (PORT datad (940:940:940) (1097:1097:1097))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1223:1223:1223) (1451:1451:1451))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1490:1490:1490))
        (PORT d[1] (1258:1258:1258) (1511:1511:1511))
        (PORT d[2] (1659:1659:1659) (1943:1943:1943))
        (PORT d[3] (1761:1761:1761) (2050:2050:2050))
        (PORT d[4] (1112:1112:1112) (1306:1306:1306))
        (PORT d[5] (1351:1351:1351) (1617:1617:1617))
        (PORT d[6] (1562:1562:1562) (1840:1840:1840))
        (PORT d[7] (1657:1657:1657) (1972:1972:1972))
        (PORT d[8] (1903:1903:1903) (2174:2174:2174))
        (PORT d[9] (1655:1655:1655) (1879:1879:1879))
        (PORT d[10] (2167:2167:2167) (2527:2527:2527))
        (PORT d[11] (984:984:984) (1179:1179:1179))
        (PORT d[12] (1515:1515:1515) (1768:1768:1768))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1237:1237:1237))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (1527:1527:1527) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1787:1787:1787))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1787:1787:1787))
        (PORT d[1] (1552:1552:1552) (1787:1787:1787))
        (PORT d[2] (1552:1552:1552) (1787:1787:1787))
        (PORT d[3] (1702:1702:1702) (1961:1961:1961))
        (PORT d[4] (1552:1552:1552) (1787:1787:1787))
        (PORT d[5] (2877:2877:2877) (3332:3332:3332))
        (PORT d[6] (2877:2877:2877) (3332:3332:3332))
        (PORT d[7] (2877:2877:2877) (3332:3332:3332))
        (PORT d[8] (2877:2877:2877) (3332:3332:3332))
        (PORT d[9] (2877:2877:2877) (3332:3332:3332))
        (PORT d[10] (2877:2877:2877) (3332:3332:3332))
        (PORT d[11] (2877:2877:2877) (3332:3332:3332))
        (PORT d[12] (2877:2877:2877) (3332:3332:3332))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1420:1420:1420))
        (PORT clk (1343:1343:1343) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1305:1305:1305))
        (PORT d[1] (1204:1204:1204) (1442:1442:1442))
        (PORT d[2] (1623:1623:1623) (1900:1900:1900))
        (PORT d[3] (1788:1788:1788) (2086:2086:2086))
        (PORT d[4] (1074:1074:1074) (1262:1262:1262))
        (PORT d[5] (1352:1352:1352) (1618:1618:1618))
        (PORT d[6] (1567:1567:1567) (1851:1851:1851))
        (PORT d[7] (1881:1881:1881) (2233:2233:2233))
        (PORT d[8] (1706:1706:1706) (1938:1938:1938))
        (PORT d[9] (1382:1382:1382) (1566:1566:1566))
        (PORT d[10] (2309:2309:2309) (2661:2661:2661))
        (PORT d[11] (1114:1114:1114) (1318:1318:1318))
        (PORT d[12] (1689:1689:1689) (1964:1964:1964))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1219:1219:1219))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT d[0] (1416:1416:1416) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1795:1795:1795))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1795:1795:1795))
        (PORT d[1] (1557:1557:1557) (1795:1795:1795))
        (PORT d[2] (1557:1557:1557) (1795:1795:1795))
        (PORT d[3] (1687:1687:1687) (1941:1941:1941))
        (PORT d[4] (1557:1557:1557) (1795:1795:1795))
        (PORT d[5] (2722:2722:2722) (3153:3153:3153))
        (PORT d[6] (2722:2722:2722) (3153:3153:3153))
        (PORT d[7] (2722:2722:2722) (3153:3153:3153))
        (PORT d[8] (2722:2722:2722) (3153:3153:3153))
        (PORT d[9] (2722:2722:2722) (3153:3153:3153))
        (PORT d[10] (2722:2722:2722) (3153:3153:3153))
        (PORT d[11] (2722:2722:2722) (3153:3153:3153))
        (PORT d[12] (2722:2722:2722) (3153:3153:3153))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (1045:1045:1045) (1216:1216:1216))
        (PORT datac (1084:1084:1084) (1254:1254:1254))
        (PORT datad (948:948:948) (1102:1102:1102))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (387:387:387))
        (PORT datab (528:528:528) (634:634:634))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (279:279:279) (299:299:299))
        (PORT sload (771:771:771) (706:706:706))
        (PORT ena (815:815:815) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (345:345:345))
        (PORT datab (554:554:554) (670:670:670))
        (PORT datac (922:922:922) (1062:1062:1062))
        (PORT datad (791:791:791) (923:923:923))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (157:157:157))
        (PORT datab (826:826:826) (966:966:966))
        (PORT datac (479:479:479) (570:570:570))
        (PORT datad (341:341:341) (401:401:401))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (341:341:341) (410:410:410))
        (PORT datab (822:822:822) (962:962:962))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (761:761:761))
        (PORT datab (531:531:531) (616:616:616))
        (PORT datac (882:882:882) (1007:1007:1007))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (1011:1011:1011))
        (PORT datab (608:608:608) (698:698:698))
        (PORT datac (634:634:634) (737:737:737))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[5\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (378:378:378) (452:452:452))
        (PORT datad (168:168:168) (194:194:194))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|ff_5\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (207:207:207) (248:248:248))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_5\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1452:1452:1452) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (761:761:761) (831:831:831))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (401:401:401))
        (PORT datab (294:294:294) (352:352:352))
        (PORT datac (145:145:145) (188:188:188))
        (PORT datad (237:237:237) (293:293:293))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (282:282:282))
        (PORT datab (311:311:311) (380:380:380))
        (PORT datac (152:152:152) (198:198:198))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (564:564:564))
        (PORT datab (507:507:507) (597:597:597))
        (PORT datad (430:430:430) (522:522:522))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (560:560:560))
        (PORT datab (620:620:620) (721:721:721))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (448:448:448))
        (PORT datab (554:554:554) (670:670:670))
        (PORT datac (313:313:313) (360:360:360))
        (PORT datad (324:324:324) (377:377:377))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (554:554:554) (670:670:670))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (326:326:326) (391:391:391))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (146:146:146))
        (PORT datab (567:567:567) (673:673:673))
        (PORT datac (761:761:761) (894:894:894))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (520:520:520))
        (PORT datab (414:414:414) (504:504:504))
        (PORT datac (514:514:514) (611:611:611))
        (PORT datad (317:317:317) (367:367:367))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (566:566:566) (653:653:653))
        (PORT datab (415:415:415) (505:505:505))
        (PORT datac (598:598:598) (688:688:688))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (2134:2134:2134))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2331:2331:2331))
        (PORT d[1] (1363:1363:1363) (1629:1629:1629))
        (PORT d[2] (1623:1623:1623) (1903:1903:1903))
        (PORT d[3] (1777:1777:1777) (2076:2076:2076))
        (PORT d[4] (1564:1564:1564) (1856:1856:1856))
        (PORT d[5] (1597:1597:1597) (1895:1895:1895))
        (PORT d[6] (1068:1068:1068) (1277:1277:1277))
        (PORT d[7] (1233:1233:1233) (1463:1463:1463))
        (PORT d[8] (1452:1452:1452) (1709:1709:1709))
        (PORT d[9] (1292:1292:1292) (1530:1530:1530))
        (PORT d[10] (1927:1927:1927) (2239:2239:2239))
        (PORT d[11] (1696:1696:1696) (1998:1998:1998))
        (PORT d[12] (2185:2185:2185) (2544:2544:2544))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1085:1085:1085) (1207:1207:1207))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (PORT d[0] (1515:1515:1515) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (1129:1129:1129))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1129:1129:1129))
        (PORT d[1] (966:966:966) (1129:1129:1129))
        (PORT d[2] (966:966:966) (1129:1129:1129))
        (PORT d[3] (913:913:913) (1063:1063:1063))
        (PORT d[4] (966:966:966) (1129:1129:1129))
        (PORT d[5] (974:974:974) (1139:1139:1139))
        (PORT d[6] (974:974:974) (1139:1139:1139))
        (PORT d[7] (974:974:974) (1139:1139:1139))
        (PORT d[8] (974:974:974) (1139:1139:1139))
        (PORT d[9] (974:974:974) (1139:1139:1139))
        (PORT d[10] (974:974:974) (1139:1139:1139))
        (PORT d[11] (974:974:974) (1139:1139:1139))
        (PORT d[12] (974:974:974) (1139:1139:1139))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1726:1726:1726))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2315:2315:2315))
        (PORT d[1] (1418:1418:1418) (1694:1694:1694))
        (PORT d[2] (1815:1815:1815) (2126:2126:2126))
        (PORT d[3] (1938:1938:1938) (2265:2265:2265))
        (PORT d[4] (1548:1548:1548) (1840:1840:1840))
        (PORT d[5] (1261:1261:1261) (1493:1493:1493))
        (PORT d[6] (1055:1055:1055) (1263:1263:1263))
        (PORT d[7] (1404:1404:1404) (1658:1658:1658))
        (PORT d[8] (1281:1281:1281) (1516:1516:1516))
        (PORT d[9] (1263:1263:1263) (1487:1487:1487))
        (PORT d[10] (1949:1949:1949) (2264:2264:2264))
        (PORT d[11] (1872:1872:1872) (2199:2199:2199))
        (PORT d[12] (2357:2357:2357) (2743:2743:2743))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1316:1316:1316))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (PORT d[0] (1542:1542:1542) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1437:1437:1437))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1243:1243:1243) (1437:1437:1437))
        (PORT d[1] (1243:1243:1243) (1437:1437:1437))
        (PORT d[2] (1243:1243:1243) (1437:1437:1437))
        (PORT d[3] (1226:1226:1226) (1417:1417:1417))
        (PORT d[4] (1243:1243:1243) (1437:1437:1437))
        (PORT d[5] (1111:1111:1111) (1290:1290:1290))
        (PORT d[6] (1111:1111:1111) (1290:1290:1290))
        (PORT d[7] (1111:1111:1111) (1290:1290:1290))
        (PORT d[8] (1111:1111:1111) (1290:1290:1290))
        (PORT d[9] (1111:1111:1111) (1290:1290:1290))
        (PORT d[10] (1111:1111:1111) (1290:1290:1290))
        (PORT d[11] (1111:1111:1111) (1290:1290:1290))
        (PORT d[12] (1111:1111:1111) (1290:1290:1290))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1763:1763:1763))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2362:2362:2362))
        (PORT d[1] (1605:1605:1605) (1912:1912:1912))
        (PORT d[2] (1628:1628:1628) (1907:1907:1907))
        (PORT d[3] (1763:1763:1763) (2055:2055:2055))
        (PORT d[4] (1574:1574:1574) (1864:1864:1864))
        (PORT d[5] (1400:1400:1400) (1677:1677:1677))
        (PORT d[6] (1630:1630:1630) (1921:1921:1921))
        (PORT d[7] (1229:1229:1229) (1461:1461:1461))
        (PORT d[8] (1672:1672:1672) (1964:1964:1964))
        (PORT d[9] (1298:1298:1298) (1533:1533:1533))
        (PORT d[10] (1693:1693:1693) (1977:1977:1977))
        (PORT d[11] (1523:1523:1523) (1809:1809:1809))
        (PORT d[12] (2159:2159:2159) (2511:2511:2511))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1357:1357:1357))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (PORT d[0] (1543:1543:1543) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (2067:2067:2067))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (2067:2067:2067))
        (PORT d[1] (1767:1767:1767) (2067:2067:2067))
        (PORT d[2] (1767:1767:1767) (2067:2067:2067))
        (PORT d[3] (1744:1744:1744) (2041:2041:2041))
        (PORT d[4] (1767:1767:1767) (2067:2067:2067))
        (PORT d[5] (1952:1952:1952) (2280:2280:2280))
        (PORT d[6] (1952:1952:1952) (2280:2280:2280))
        (PORT d[7] (1952:1952:1952) (2280:2280:2280))
        (PORT d[8] (1952:1952:1952) (2280:2280:2280))
        (PORT d[9] (1952:1952:1952) (2280:2280:2280))
        (PORT d[10] (1952:1952:1952) (2280:2280:2280))
        (PORT d[11] (1952:1952:1952) (2280:2280:2280))
        (PORT d[12] (1952:1952:1952) (2280:2280:2280))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1731:1731:1731))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2324:2324:2324))
        (PORT d[1] (1411:1411:1411) (1686:1686:1686))
        (PORT d[2] (1642:1642:1642) (1927:1927:1927))
        (PORT d[3] (1937:1937:1937) (2264:2264:2264))
        (PORT d[4] (1743:1743:1743) (2057:2057:2057))
        (PORT d[5] (1275:1275:1275) (1512:1512:1512))
        (PORT d[6] (1007:1007:1007) (1212:1212:1212))
        (PORT d[7] (1174:1174:1174) (1392:1392:1392))
        (PORT d[8] (1299:1299:1299) (1537:1537:1537))
        (PORT d[9] (1282:1282:1282) (1516:1516:1516))
        (PORT d[10] (1958:1958:1958) (2277:2277:2277))
        (PORT d[11] (1878:1878:1878) (2210:2210:2210))
        (PORT d[12] (2344:2344:2344) (2726:2726:2726))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1211:1211:1211))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (1454:1454:1454) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (939:939:939) (1089:1089:1089))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (1089:1089:1089))
        (PORT d[1] (937:937:937) (1089:1089:1089))
        (PORT d[2] (937:937:937) (1089:1089:1089))
        (PORT d[3] (910:910:910) (1059:1059:1059))
        (PORT d[4] (937:937:937) (1089:1089:1089))
        (PORT d[5] (1102:1102:1102) (1284:1284:1284))
        (PORT d[6] (1102:1102:1102) (1284:1284:1284))
        (PORT d[7] (1102:1102:1102) (1284:1284:1284))
        (PORT d[8] (1102:1102:1102) (1284:1284:1284))
        (PORT d[9] (1102:1102:1102) (1284:1284:1284))
        (PORT d[10] (1102:1102:1102) (1284:1284:1284))
        (PORT d[11] (1102:1102:1102) (1284:1284:1284))
        (PORT d[12] (1102:1102:1102) (1284:1284:1284))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2402:2402:2402))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1611:1611:1611))
        (PORT datab (1120:1120:1120) (1328:1328:1328))
        (PORT datac (609:609:609) (687:687:687))
        (PORT datad (188:188:188) (221:221:221))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1615:1615:1615))
        (PORT datab (360:360:360) (420:420:420))
        (PORT datac (349:349:349) (404:404:404))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1655:1655:1655))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (2244:2244:2244))
        (PORT d[1] (1163:1163:1163) (1334:1334:1334))
        (PORT d[2] (1808:1808:1808) (2101:2101:2101))
        (PORT d[3] (1533:1533:1533) (1788:1788:1788))
        (PORT d[4] (1276:1276:1276) (1508:1508:1508))
        (PORT d[5] (891:891:891) (1067:1067:1067))
        (PORT d[6] (1134:1134:1134) (1356:1356:1356))
        (PORT d[7] (1549:1549:1549) (1818:1818:1818))
        (PORT d[8] (1466:1466:1466) (1697:1697:1697))
        (PORT d[9] (983:983:983) (1158:1158:1158))
        (PORT d[10] (1386:1386:1386) (1617:1617:1617))
        (PORT d[11] (872:872:872) (1020:1020:1020))
        (PORT d[12] (1909:1909:1909) (2235:2235:2235))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (867:867:867) (957:957:957))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT d[0] (1527:1527:1527) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1987:1987:1987))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1987:1987:1987))
        (PORT d[1] (1707:1707:1707) (1987:1987:1987))
        (PORT d[2] (1707:1707:1707) (1987:1987:1987))
        (PORT d[3] (1668:1668:1668) (1937:1937:1937))
        (PORT d[4] (1707:1707:1707) (1987:1987:1987))
        (PORT d[5] (1575:1575:1575) (1841:1841:1841))
        (PORT d[6] (1575:1575:1575) (1841:1841:1841))
        (PORT d[7] (1575:1575:1575) (1841:1841:1841))
        (PORT d[8] (1575:1575:1575) (1841:1841:1841))
        (PORT d[9] (1575:1575:1575) (1841:1841:1841))
        (PORT d[10] (1575:1575:1575) (1841:1841:1841))
        (PORT d[11] (1575:1575:1575) (1841:1841:1841))
        (PORT d[12] (1575:1575:1575) (1841:1841:1841))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1677:1677:1677) (1950:1950:1950))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2584:2584:2584))
        (PORT d[1] (1435:1435:1435) (1718:1718:1718))
        (PORT d[2] (1623:1623:1623) (1899:1899:1899))
        (PORT d[3] (1448:1448:1448) (1711:1711:1711))
        (PORT d[4] (1586:1586:1586) (1880:1880:1880))
        (PORT d[5] (1425:1425:1425) (1709:1709:1709))
        (PORT d[6] (1650:1650:1650) (1948:1948:1948))
        (PORT d[7] (1037:1037:1037) (1240:1240:1240))
        (PORT d[8] (1667:1667:1667) (1962:1962:1962))
        (PORT d[9] (1291:1291:1291) (1525:1525:1525))
        (PORT d[10] (1741:1741:1741) (2027:2027:2027))
        (PORT d[11] (1524:1524:1524) (1809:1809:1809))
        (PORT d[12] (2146:2146:2146) (2498:2498:2498))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1366:1366:1366))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (PORT d[0] (1663:1663:1663) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (2068:2068:2068))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (2068:2068:2068))
        (PORT d[1] (1770:1770:1770) (2068:2068:2068))
        (PORT d[2] (1770:1770:1770) (2068:2068:2068))
        (PORT d[3] (1116:1116:1116) (1292:1292:1292))
        (PORT d[4] (1770:1770:1770) (2068:2068:2068))
        (PORT d[5] (1126:1126:1126) (1309:1309:1309))
        (PORT d[6] (1126:1126:1126) (1309:1309:1309))
        (PORT d[7] (1126:1126:1126) (1309:1309:1309))
        (PORT d[8] (1126:1126:1126) (1309:1309:1309))
        (PORT d[9] (1126:1126:1126) (1309:1309:1309))
        (PORT d[10] (1126:1126:1126) (1309:1309:1309))
        (PORT d[11] (1126:1126:1126) (1309:1309:1309))
        (PORT d[12] (1126:1126:1126) (1309:1309:1309))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1761:1761:1761))
        (PORT clk (1298:1298:1298) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2359:2359:2359))
        (PORT d[1] (1602:1602:1602) (1905:1905:1905))
        (PORT d[2] (1647:1647:1647) (1931:1931:1931))
        (PORT d[3] (1862:1862:1862) (2158:2158:2158))
        (PORT d[4] (1390:1390:1390) (1647:1647:1647))
        (PORT d[5] (1402:1402:1402) (1678:1678:1678))
        (PORT d[6] (1459:1459:1459) (1730:1730:1730))
        (PORT d[7] (1214:1214:1214) (1438:1438:1438))
        (PORT d[8] (1852:1852:1852) (2170:2170:2170))
        (PORT d[9] (1470:1470:1470) (1730:1730:1730))
        (PORT d[10] (1765:1765:1765) (2057:2057:2057))
        (PORT d[11] (1349:1349:1349) (1615:1615:1615))
        (PORT d[12] (2347:2347:2347) (2730:2730:2730))
        (PORT clk (1296:1296:1296) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1378:1378:1378))
        (PORT clk (1296:1296:1296) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (PORT d[0] (1626:1626:1626) (1803:1803:1803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1587:1587:1587) (1859:1859:1859))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1859:1859:1859))
        (PORT d[1] (1585:1585:1585) (1859:1859:1859))
        (PORT d[2] (1585:1585:1585) (1859:1859:1859))
        (PORT d[3] (1720:1720:1720) (2012:2012:2012))
        (PORT d[4] (1585:1585:1585) (1859:1859:1859))
        (PORT d[5] (1910:1910:1910) (2235:2235:2235))
        (PORT d[6] (1910:1910:1910) (2235:2235:2235))
        (PORT d[7] (1910:1910:1910) (2235:2235:2235))
        (PORT d[8] (1910:1910:1910) (2235:2235:2235))
        (PORT d[9] (1910:1910:1910) (2235:2235:2235))
        (PORT d[10] (1910:1910:1910) (2235:2235:2235))
        (PORT d[11] (1910:1910:1910) (2235:2235:2235))
        (PORT d[12] (1910:1910:1910) (2235:2235:2235))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1332:1332:1332))
        (PORT datab (1282:1282:1282) (1503:1503:1503))
        (PORT datac (335:335:335) (376:376:376))
        (PORT datad (516:516:516) (589:589:589))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1756:1756:1756))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2378:2378:2378))
        (PORT d[1] (1599:1599:1599) (1902:1902:1902))
        (PORT d[2] (1462:1462:1462) (1716:1716:1716))
        (PORT d[3] (1592:1592:1592) (1855:1855:1855))
        (PORT d[4] (1557:1557:1557) (1846:1846:1846))
        (PORT d[5] (1407:1407:1407) (1684:1684:1684))
        (PORT d[6] (1449:1449:1449) (1717:1717:1717))
        (PORT d[7] (1222:1222:1222) (1448:1448:1448))
        (PORT d[8] (1849:1849:1849) (2166:2166:2166))
        (PORT d[9] (1284:1284:1284) (1515:1515:1515))
        (PORT d[10] (1748:1748:1748) (2035:2035:2035))
        (PORT d[11] (1348:1348:1348) (1606:1606:1606))
        (PORT d[12] (2177:2177:2177) (2534:2534:2534))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1283:1283:1283))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT d[0] (1593:1593:1593) (1766:1766:1766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1876:1876:1876))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1597:1597:1597) (1876:1876:1876))
        (PORT d[1] (1597:1597:1597) (1876:1876:1876))
        (PORT d[2] (1597:1597:1597) (1876:1876:1876))
        (PORT d[3] (1884:1884:1884) (2193:2193:2193))
        (PORT d[4] (1597:1597:1597) (1876:1876:1876))
        (PORT d[5] (1909:1909:1909) (2223:2223:2223))
        (PORT d[6] (1909:1909:1909) (2223:2223:2223))
        (PORT d[7] (1909:1909:1909) (2223:2223:2223))
        (PORT d[8] (1909:1909:1909) (2223:2223:2223))
        (PORT d[9] (1909:1909:1909) (2223:2223:2223))
        (PORT d[10] (1909:1909:1909) (2223:2223:2223))
        (PORT d[11] (1909:1909:1909) (2223:2223:2223))
        (PORT d[12] (1909:1909:1909) (2223:2223:2223))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (558:558:558))
        (PORT datab (1299:1299:1299) (1510:1510:1510))
        (PORT datac (883:883:883) (1029:1029:1029))
        (PORT datad (1027:1027:1027) (1189:1189:1189))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (489:489:489))
        (PORT datab (751:751:751) (882:882:882))
        (PORT datad (169:169:169) (199:199:199))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (280:280:280) (300:300:300))
        (PORT sload (1080:1080:1080) (961:961:961))
        (PORT ena (1121:1121:1121) (1282:1282:1282))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (824:824:824))
        (PORT datab (689:689:689) (798:798:798))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (129:129:129) (165:165:165))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (524:524:524))
        (PORT datab (693:693:693) (803:803:803))
        (PORT datac (258:258:258) (299:299:299))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[4\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datac (809:809:809) (950:950:950))
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (213:213:213) (255:255:255))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1106:1106:1106) (1236:1236:1236))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (774:774:774) (915:915:915))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1967:1967:1967) (2325:2325:2325))
        (PORT d[1] (1419:1419:1419) (1695:1695:1695))
        (PORT d[2] (1822:1822:1822) (2134:2134:2134))
        (PORT d[3] (1421:1421:1421) (1674:1674:1674))
        (PORT d[4] (1739:1739:1739) (2050:2050:2050))
        (PORT d[5] (1255:1255:1255) (1486:1486:1486))
        (PORT d[6] (1068:1068:1068) (1279:1279:1279))
        (PORT d[7] (1003:1003:1003) (1192:1192:1192))
        (PORT d[8] (1269:1269:1269) (1502:1502:1502))
        (PORT d[9] (1270:1270:1270) (1505:1505:1505))
        (PORT d[10] (2113:2113:2113) (2451:2451:2451))
        (PORT d[11] (1872:1872:1872) (2199:2199:2199))
        (PORT d[12] (2364:2364:2364) (2747:2747:2747))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1077:1077:1077) (1188:1188:1188))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (1561:1561:1561) (1727:1727:1727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1446:1446:1446))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1446:1446:1446))
        (PORT d[1] (1251:1251:1251) (1446:1446:1446))
        (PORT d[2] (1251:1251:1251) (1446:1446:1446))
        (PORT d[3] (1229:1229:1229) (1411:1411:1411))
        (PORT d[4] (1251:1251:1251) (1446:1446:1446))
        (PORT d[5] (1083:1083:1083) (1260:1260:1260))
        (PORT d[6] (1083:1083:1083) (1260:1260:1260))
        (PORT d[7] (1083:1083:1083) (1260:1260:1260))
        (PORT d[8] (1083:1083:1083) (1260:1260:1260))
        (PORT d[9] (1083:1083:1083) (1260:1260:1260))
        (PORT d[10] (1083:1083:1083) (1260:1260:1260))
        (PORT d[11] (1083:1083:1083) (1260:1260:1260))
        (PORT d[12] (1083:1083:1083) (1260:1260:1260))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (420:420:420) (502:502:502))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (2261:2261:2261))
        (PORT d[1] (645:645:645) (749:749:749))
        (PORT d[2] (1809:1809:1809) (2102:2102:2102))
        (PORT d[3] (1348:1348:1348) (1558:1558:1558))
        (PORT d[4] (1134:1134:1134) (1355:1355:1355))
        (PORT d[5] (884:884:884) (1059:1059:1059))
        (PORT d[6] (1088:1088:1088) (1273:1273:1273))
        (PORT d[7] (1551:1551:1551) (1816:1816:1816))
        (PORT d[8] (1466:1466:1466) (1694:1694:1694))
        (PORT d[9] (830:830:830) (972:972:972))
        (PORT d[10] (1374:1374:1374) (1598:1598:1598))
        (PORT d[11] (859:859:859) (1001:1001:1001))
        (PORT d[12] (2359:2359:2359) (2744:2744:2744))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (946:946:946))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (1532:1532:1532) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (2003:2003:2003))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (2003:2003:2003))
        (PORT d[1] (1719:1719:1719) (2003:2003:2003))
        (PORT d[2] (1719:1719:1719) (2003:2003:2003))
        (PORT d[3] (1711:1711:1711) (1999:1999:1999))
        (PORT d[4] (1719:1719:1719) (2003:2003:2003))
        (PORT d[5] (1613:1613:1613) (1892:1892:1892))
        (PORT d[6] (1613:1613:1613) (1892:1892:1892))
        (PORT d[7] (1613:1613:1613) (1892:1892:1892))
        (PORT d[8] (1613:1613:1613) (1892:1892:1892))
        (PORT d[9] (1613:1613:1613) (1892:1892:1892))
        (PORT d[10] (1613:1613:1613) (1892:1892:1892))
        (PORT d[11] (1613:1613:1613) (1892:1892:1892))
        (PORT d[12] (1613:1613:1613) (1892:1892:1892))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1247:1247:1247))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (2044:2044:2044))
        (PORT d[1] (1648:1648:1648) (1940:1940:1940))
        (PORT d[2] (1670:1670:1670) (1955:1955:1955))
        (PORT d[3] (1391:1391:1391) (1628:1628:1628))
        (PORT d[4] (2130:2130:2130) (2503:2503:2503))
        (PORT d[5] (1058:1058:1058) (1274:1274:1274))
        (PORT d[6] (1104:1104:1104) (1320:1320:1320))
        (PORT d[7] (989:989:989) (1183:1183:1183))
        (PORT d[8] (1632:1632:1632) (1879:1879:1879))
        (PORT d[9] (1175:1175:1175) (1380:1380:1380))
        (PORT d[10] (1190:1190:1190) (1386:1386:1386))
        (PORT d[11] (697:697:697) (819:819:819))
        (PORT d[12] (1927:1927:1927) (2256:2256:2256))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1175:1175:1175))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1437:1437:1437) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1771:1771:1771))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1518:1518:1518) (1771:1771:1771))
        (PORT d[1] (1518:1518:1518) (1771:1771:1771))
        (PORT d[2] (1518:1518:1518) (1771:1771:1771))
        (PORT d[3] (1512:1512:1512) (1765:1765:1765))
        (PORT d[4] (1518:1518:1518) (1771:1771:1771))
        (PORT d[5] (1419:1419:1419) (1667:1667:1667))
        (PORT d[6] (1419:1419:1419) (1667:1667:1667))
        (PORT d[7] (1419:1419:1419) (1667:1667:1667))
        (PORT d[8] (1419:1419:1419) (1667:1667:1667))
        (PORT d[9] (1419:1419:1419) (1667:1667:1667))
        (PORT d[10] (1419:1419:1419) (1667:1667:1667))
        (PORT d[11] (1419:1419:1419) (1667:1667:1667))
        (PORT d[12] (1419:1419:1419) (1667:1667:1667))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1395:1395:1395))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1768:1768:1768))
        (PORT d[1] (1418:1418:1418) (1694:1694:1694))
        (PORT d[2] (1667:1667:1667) (1950:1950:1950))
        (PORT d[3] (1625:1625:1625) (1909:1909:1909))
        (PORT d[4] (1531:1531:1531) (1813:1813:1813))
        (PORT d[5] (1096:1096:1096) (1306:1306:1306))
        (PORT d[6] (1416:1416:1416) (1681:1681:1681))
        (PORT d[7] (1578:1578:1578) (1859:1859:1859))
        (PORT d[8] (1585:1585:1585) (1859:1859:1859))
        (PORT d[9] (1697:1697:1697) (1967:1967:1967))
        (PORT d[10] (1714:1714:1714) (1994:1994:1994))
        (PORT d[11] (1547:1547:1547) (1826:1826:1826))
        (PORT d[12] (2254:2254:2254) (2634:2634:2634))
        (PORT clk (1307:1307:1307) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1375:1375:1375))
        (PORT clk (1307:1307:1307) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (PORT d[0] (1567:1567:1567) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1357:1357:1357) (1581:1581:1581))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1581:1581:1581))
        (PORT d[1] (1355:1355:1355) (1581:1581:1581))
        (PORT d[2] (1355:1355:1355) (1581:1581:1581))
        (PORT d[3] (1324:1324:1324) (1545:1545:1545))
        (PORT d[4] (1355:1355:1355) (1581:1581:1581))
        (PORT d[5] (1363:1363:1363) (1595:1595:1595))
        (PORT d[6] (1363:1363:1363) (1595:1595:1595))
        (PORT d[7] (1363:1363:1363) (1595:1595:1595))
        (PORT d[8] (1363:1363:1363) (1595:1595:1595))
        (PORT d[9] (1363:1363:1363) (1595:1595:1595))
        (PORT d[10] (1363:1363:1363) (1595:1595:1595))
        (PORT d[11] (1363:1363:1363) (1595:1595:1595))
        (PORT d[12] (1363:1363:1363) (1595:1595:1595))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (893:893:893) (1049:1049:1049))
        (PORT datab (919:919:919) (1070:1070:1070))
        (PORT datac (332:332:332) (373:373:373))
        (PORT datad (714:714:714) (822:822:822))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (799:799:799))
        (PORT datab (919:919:919) (1070:1070:1070))
        (PORT datac (506:506:506) (575:575:575))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1068:1068:1068) (1231:1231:1231))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (2028:2028:2028))
        (PORT d[1] (1637:1637:1637) (1929:1929:1929))
        (PORT d[2] (1637:1637:1637) (1914:1914:1914))
        (PORT d[3] (1631:1631:1631) (1908:1908:1908))
        (PORT d[4] (1961:1961:1961) (2313:2313:2313))
        (PORT d[5] (1034:1034:1034) (1236:1236:1236))
        (PORT d[6] (934:934:934) (1123:1123:1123))
        (PORT d[7] (1359:1359:1359) (1602:1602:1602))
        (PORT d[8] (1634:1634:1634) (1882:1882:1882))
        (PORT d[9] (1183:1183:1183) (1390:1390:1390))
        (PORT d[10] (1202:1202:1202) (1405:1405:1405))
        (PORT d[11] (1512:1512:1512) (1797:1797:1797))
        (PORT d[12] (2079:2079:2079) (2422:2422:2422))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1065:1065:1065) (1172:1172:1172))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (1528:1528:1528) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1752:1752:1752))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1752:1752:1752))
        (PORT d[1] (1508:1508:1508) (1752:1752:1752))
        (PORT d[2] (1508:1508:1508) (1752:1752:1752))
        (PORT d[3] (1478:1478:1478) (1721:1721:1721))
        (PORT d[4] (1508:1508:1508) (1752:1752:1752))
        (PORT d[5] (1395:1395:1395) (1636:1636:1636))
        (PORT d[6] (1395:1395:1395) (1636:1636:1636))
        (PORT d[7] (1395:1395:1395) (1636:1636:1636))
        (PORT d[8] (1395:1395:1395) (1636:1636:1636))
        (PORT d[9] (1395:1395:1395) (1636:1636:1636))
        (PORT d[10] (1395:1395:1395) (1636:1636:1636))
        (PORT d[11] (1395:1395:1395) (1636:1636:1636))
        (PORT d[12] (1395:1395:1395) (1636:1636:1636))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1239:1239:1239))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1852:1852:1852))
        (PORT d[1] (1480:1480:1480) (1754:1754:1754))
        (PORT d[2] (1477:1477:1477) (1734:1734:1734))
        (PORT d[3] (1415:1415:1415) (1657:1657:1657))
        (PORT d[4] (1984:1984:1984) (2341:2341:2341))
        (PORT d[5] (1057:1057:1057) (1263:1263:1263))
        (PORT d[6] (1106:1106:1106) (1327:1327:1327))
        (PORT d[7] (1190:1190:1190) (1405:1405:1405))
        (PORT d[8] (1626:1626:1626) (1870:1870:1870))
        (PORT d[9] (1171:1171:1171) (1371:1371:1371))
        (PORT d[10] (1181:1181:1181) (1376:1376:1376))
        (PORT d[11] (1525:1525:1525) (1815:1815:1815))
        (PORT d[12] (2080:2080:2080) (2426:2426:2426))
        (PORT clk (1364:1364:1364) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1233:1233:1233))
        (PORT clk (1364:1364:1364) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (PORT d[0] (1563:1563:1563) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1754:1754:1754))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1754:1754:1754))
        (PORT d[1] (1505:1505:1505) (1754:1754:1754))
        (PORT d[2] (1505:1505:1505) (1754:1754:1754))
        (PORT d[3] (1477:1477:1477) (1720:1720:1720))
        (PORT d[4] (1505:1505:1505) (1754:1754:1754))
        (PORT d[5] (1379:1379:1379) (1618:1618:1618))
        (PORT d[6] (1379:1379:1379) (1618:1618:1618))
        (PORT d[7] (1379:1379:1379) (1618:1618:1618))
        (PORT d[8] (1379:1379:1379) (1618:1618:1618))
        (PORT d[9] (1379:1379:1379) (1618:1618:1618))
        (PORT d[10] (1379:1379:1379) (1618:1618:1618))
        (PORT d[11] (1379:1379:1379) (1618:1618:1618))
        (PORT d[12] (1379:1379:1379) (1618:1618:1618))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1058:1058:1058) (1222:1222:1222))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1851:1851:1851))
        (PORT d[1] (1473:1473:1473) (1747:1747:1747))
        (PORT d[2] (1450:1450:1450) (1695:1695:1695))
        (PORT d[3] (1421:1421:1421) (1664:1664:1664))
        (PORT d[4] (1983:1983:1983) (2340:2340:2340))
        (PORT d[5] (1097:1097:1097) (1308:1308:1308))
        (PORT d[6] (1107:1107:1107) (1325:1325:1325))
        (PORT d[7] (1202:1202:1202) (1424:1424:1424))
        (PORT d[8] (1681:1681:1681) (1985:1985:1985))
        (PORT d[9] (1357:1357:1357) (1592:1592:1592))
        (PORT d[10] (1180:1180:1180) (1380:1380:1380))
        (PORT d[11] (1346:1346:1346) (1609:1609:1609))
        (PORT d[12] (2284:2284:2284) (2661:2661:2661))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1203:1203:1203))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT d[0] (1470:1470:1470) (1602:1602:1602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1576:1576:1576))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1576:1576:1576))
        (PORT d[1] (1343:1343:1343) (1576:1576:1576))
        (PORT d[2] (1343:1343:1343) (1576:1576:1576))
        (PORT d[3] (1304:1304:1304) (1525:1525:1525))
        (PORT d[4] (1343:1343:1343) (1576:1576:1576))
        (PORT d[5] (1213:1213:1213) (1425:1425:1425))
        (PORT d[6] (1213:1213:1213) (1425:1425:1425))
        (PORT d[7] (1213:1213:1213) (1425:1425:1425))
        (PORT d[8] (1213:1213:1213) (1425:1425:1425))
        (PORT d[9] (1213:1213:1213) (1425:1425:1425))
        (PORT d[10] (1213:1213:1213) (1425:1425:1425))
        (PORT d[11] (1213:1213:1213) (1425:1425:1425))
        (PORT d[12] (1213:1213:1213) (1425:1425:1425))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (893:893:893) (1037:1037:1037))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1842:1842:1842))
        (PORT d[1] (1134:1134:1134) (1369:1369:1369))
        (PORT d[2] (1491:1491:1491) (1755:1755:1755))
        (PORT d[3] (1433:1433:1433) (1681:1681:1681))
        (PORT d[4] (1987:1987:1987) (2347:2347:2347))
        (PORT d[5] (1097:1097:1097) (1307:1307:1307))
        (PORT d[6] (1126:1126:1126) (1349:1349:1349))
        (PORT d[7] (1171:1171:1171) (1381:1381:1381))
        (PORT d[8] (1680:1680:1680) (1985:1985:1985))
        (PORT d[9] (1353:1353:1353) (1584:1584:1584))
        (PORT d[10] (1018:1018:1018) (1188:1188:1188))
        (PORT d[11] (1358:1358:1358) (1628:1628:1628))
        (PORT d[12] (2294:2294:2294) (2673:2673:2673))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1330:1330:1330))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (1555:1555:1555) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1558:1558:1558))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1558:1558:1558))
        (PORT d[1] (1331:1331:1331) (1558:1558:1558))
        (PORT d[2] (1331:1331:1331) (1558:1558:1558))
        (PORT d[3] (1314:1314:1314) (1541:1541:1541))
        (PORT d[4] (1331:1331:1331) (1558:1558:1558))
        (PORT d[5] (1225:1225:1225) (1443:1443:1443))
        (PORT d[6] (1225:1225:1225) (1443:1443:1443))
        (PORT d[7] (1225:1225:1225) (1443:1443:1443))
        (PORT d[8] (1225:1225:1225) (1443:1443:1443))
        (PORT d[9] (1225:1225:1225) (1443:1443:1443))
        (PORT d[10] (1225:1225:1225) (1443:1443:1443))
        (PORT d[11] (1225:1225:1225) (1443:1443:1443))
        (PORT d[12] (1225:1225:1225) (1443:1443:1443))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1701:1701:1701))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (874:874:874))
        (PORT datab (740:740:740) (868:868:868))
        (PORT datac (335:335:335) (376:376:376))
        (PORT datad (489:489:489) (552:552:552))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (875:875:875))
        (PORT datab (508:508:508) (577:577:577))
        (PORT datac (490:490:490) (557:557:557))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (391:391:391))
        (PORT datab (614:614:614) (723:723:723))
        (PORT datad (473:473:473) (539:539:539))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1404:1404:1404) (1373:1373:1373))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (723:723:723) (801:801:801))
        (PORT sload (974:974:974) (874:874:874))
        (PORT ena (871:871:871) (989:989:989))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (940:940:940))
        (PORT datab (115:115:115) (142:142:142))
        (PORT datac (165:165:165) (194:194:194))
        (PORT datad (794:794:794) (926:926:926))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (548:548:548) (639:639:639))
        (PORT datab (795:795:795) (924:924:924))
        (PORT datac (164:164:164) (194:194:194))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (904:904:904))
        (PORT datab (410:410:410) (499:499:499))
        (PORT datac (753:753:753) (865:865:865))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1047:1047:1047))
        (PORT datab (412:412:412) (500:500:500))
        (PORT datac (335:335:335) (394:394:394))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datac (649:649:649) (757:757:757))
        (PORT datad (271:271:271) (311:311:311))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (470:470:470) (519:519:519))
        (PORT ena (990:990:990) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (584:584:584) (687:687:687))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1910:1910:1910))
        (PORT d[1] (385:385:385) (456:456:456))
        (PORT d[2] (755:755:755) (888:888:888))
        (PORT d[3] (702:702:702) (823:823:823))
        (PORT d[4] (983:983:983) (1128:1128:1128))
        (PORT d[5] (624:624:624) (746:746:746))
        (PORT d[6] (1433:1433:1433) (1679:1679:1679))
        (PORT d[7] (1379:1379:1379) (1652:1652:1652))
        (PORT d[8] (561:561:561) (661:661:661))
        (PORT d[9] (1758:1758:1758) (2022:2022:2022))
        (PORT d[10] (831:831:831) (963:963:963))
        (PORT d[11] (1303:1303:1303) (1546:1546:1546))
        (PORT d[12] (770:770:770) (899:899:899))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (516:516:516) (541:541:541))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT d[0] (1005:1005:1005) (1076:1076:1076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (2036:2036:2036))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (2036:2036:2036))
        (PORT d[1] (1744:1744:1744) (2036:2036:2036))
        (PORT d[2] (1744:1744:1744) (2036:2036:2036))
        (PORT d[3] (2172:2172:2172) (2512:2512:2512))
        (PORT d[4] (1744:1744:1744) (2036:2036:2036))
        (PORT d[5] (2062:2062:2062) (2388:2388:2388))
        (PORT d[6] (2062:2062:2062) (2388:2388:2388))
        (PORT d[7] (2062:2062:2062) (2388:2388:2388))
        (PORT d[8] (2062:2062:2062) (2388:2388:2388))
        (PORT d[9] (2062:2062:2062) (2388:2388:2388))
        (PORT d[10] (2062:2062:2062) (2388:2388:2388))
        (PORT d[11] (2062:2062:2062) (2388:2388:2388))
        (PORT d[12] (2062:2062:2062) (2388:2388:2388))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1808:1808:1808))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (398:398:398) (462:462:462))
        (PORT clk (1390:1390:1390) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1570:1570:1570))
        (PORT d[1] (1465:1465:1465) (1723:1723:1723))
        (PORT d[2] (767:767:767) (902:902:902))
        (PORT d[3] (580:580:580) (683:683:683))
        (PORT d[4] (1153:1153:1153) (1342:1342:1342))
        (PORT d[5] (429:429:429) (515:515:515))
        (PORT d[6] (1469:1469:1469) (1723:1723:1723))
        (PORT d[7] (1965:1965:1965) (2317:2317:2317))
        (PORT d[8] (561:561:561) (659:659:659))
        (PORT d[9] (1574:1574:1574) (1812:1812:1812))
        (PORT d[10] (854:854:854) (997:997:997))
        (PORT d[11] (1541:1541:1541) (1818:1818:1818))
        (PORT d[12] (756:756:756) (884:884:884))
        (PORT clk (1388:1388:1388) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (540:540:540) (568:568:568))
        (PORT clk (1388:1388:1388) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1414:1414:1414))
        (PORT d[0] (820:820:820) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2261:2261:2261))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (2261:2261:2261))
        (PORT d[1] (1936:1936:1936) (2261:2261:2261))
        (PORT d[2] (1936:1936:1936) (2261:2261:2261))
        (PORT d[3] (2092:2092:2092) (2415:2415:2415))
        (PORT d[4] (1936:1936:1936) (2261:2261:2261))
        (PORT d[5] (2073:2073:2073) (2407:2407:2407))
        (PORT d[6] (2073:2073:2073) (2407:2407:2407))
        (PORT d[7] (2073:2073:2073) (2407:2407:2407))
        (PORT d[8] (2073:2073:2073) (2407:2407:2407))
        (PORT d[9] (2073:2073:2073) (2407:2407:2407))
        (PORT d[10] (2073:2073:2073) (2407:2407:2407))
        (PORT d[11] (2073:2073:2073) (2407:2407:2407))
        (PORT d[12] (2073:2073:2073) (2407:2407:2407))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (561:561:561))
        (PORT datab (1048:1048:1048) (1219:1219:1219))
        (PORT datac (899:899:899) (1055:1055:1055))
        (PORT datad (295:295:295) (333:333:333))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1548:1548:1548))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1936:1936:1936))
        (PORT d[1] (768:768:768) (923:923:923))
        (PORT d[2] (1676:1676:1676) (1966:1966:1966))
        (PORT d[3] (1598:1598:1598) (1869:1869:1869))
        (PORT d[4] (1303:1303:1303) (1532:1532:1532))
        (PORT d[5] (1864:1864:1864) (2207:2207:2207))
        (PORT d[6] (1529:1529:1529) (1799:1799:1799))
        (PORT d[7] (1951:1951:1951) (2291:2291:2291))
        (PORT d[8] (2321:2321:2321) (2648:2648:2648))
        (PORT d[9] (2196:2196:2196) (2493:2493:2493))
        (PORT d[10] (1971:1971:1971) (2296:2296:2296))
        (PORT d[11] (933:933:933) (1113:1113:1113))
        (PORT d[12] (2238:2238:2238) (2590:2590:2590))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (982:982:982) (1072:1072:1072))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1456:1456:1456) (1594:1594:1594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2011:2011:2011) (2332:2332:2332))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2009:2009:2009) (2332:2332:2332))
        (PORT d[1] (2009:2009:2009) (2332:2332:2332))
        (PORT d[2] (2009:2009:2009) (2332:2332:2332))
        (PORT d[3] (2027:2027:2027) (2343:2343:2343))
        (PORT d[4] (2009:2009:2009) (2332:2332:2332))
        (PORT d[5] (1981:1981:1981) (2305:2305:2305))
        (PORT d[6] (1981:1981:1981) (2305:2305:2305))
        (PORT d[7] (1981:1981:1981) (2305:2305:2305))
        (PORT d[8] (1981:1981:1981) (2305:2305:2305))
        (PORT d[9] (1981:1981:1981) (2305:2305:2305))
        (PORT d[10] (1981:1981:1981) (2305:2305:2305))
        (PORT d[11] (1981:1981:1981) (2305:2305:2305))
        (PORT d[12] (1981:1981:1981) (2305:2305:2305))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1559:1559:1559))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1727:1727:1727))
        (PORT d[1] (695:695:695) (835:835:835))
        (PORT d[2] (1834:1834:1834) (2144:2144:2144))
        (PORT d[3] (1725:1725:1725) (2015:2015:2015))
        (PORT d[4] (1300:1300:1300) (1534:1534:1534))
        (PORT d[5] (1874:1874:1874) (2216:2216:2216))
        (PORT d[6] (1528:1528:1528) (1798:1798:1798))
        (PORT d[7] (1963:1963:1963) (2310:2310:2310))
        (PORT d[8] (2312:2312:2312) (2636:2636:2636))
        (PORT d[9] (1767:1767:1767) (2018:2018:2018))
        (PORT d[10] (1965:1965:1965) (2289:2289:2289))
        (PORT d[11] (945:945:945) (1131:1131:1131))
        (PORT d[12] (2243:2243:2243) (2595:2595:2595))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (895:895:895) (943:943:943))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1358:1358:1358) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2316:2316:2316))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (2316:2316:2316))
        (PORT d[1] (1997:1997:1997) (2316:2316:2316))
        (PORT d[2] (1997:1997:1997) (2316:2316:2316))
        (PORT d[3] (1956:1956:1956) (2266:2266:2266))
        (PORT d[4] (1997:1997:1997) (2316:2316:2316))
        (PORT d[5] (1991:1991:1991) (2315:2315:2315))
        (PORT d[6] (1991:1991:1991) (2315:2315:2315))
        (PORT d[7] (1991:1991:1991) (2315:2315:2315))
        (PORT d[8] (1991:1991:1991) (2315:2315:2315))
        (PORT d[9] (1991:1991:1991) (2315:2315:2315))
        (PORT d[10] (1991:1991:1991) (2315:2315:2315))
        (PORT d[11] (1991:1991:1991) (2315:2315:2315))
        (PORT d[12] (1991:1991:1991) (2315:2315:2315))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (915:915:915) (1070:1070:1070))
        (PORT datac (840:840:840) (986:986:986))
        (PORT datad (833:833:833) (938:938:938))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (883:883:883) (1001:1001:1001))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1290:1290:1290))
        (PORT d[1] (976:976:976) (1160:1160:1160))
        (PORT d[2] (2017:2017:2017) (2354:2354:2354))
        (PORT d[3] (1412:1412:1412) (1658:1658:1658))
        (PORT d[4] (1474:1474:1474) (1724:1724:1724))
        (PORT d[5] (1518:1518:1518) (1813:1813:1813))
        (PORT d[6] (1267:1267:1267) (1517:1517:1517))
        (PORT d[7] (2224:2224:2224) (2613:2613:2613))
        (PORT d[8] (2090:2090:2090) (2379:2379:2379))
        (PORT d[9] (2009:2009:2009) (2282:2282:2282))
        (PORT d[10] (2181:2181:2181) (2542:2542:2542))
        (PORT d[11] (1365:1365:1365) (1622:1622:1622))
        (PORT d[12] (1889:1889:1889) (2190:2190:2190))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1238:1238:1238))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (1348:1348:1348) (1484:1484:1484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2779:2779:2779))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2779:2779:2779))
        (PORT d[1] (2396:2396:2396) (2779:2779:2779))
        (PORT d[2] (2396:2396:2396) (2779:2779:2779))
        (PORT d[3] (2378:2378:2378) (2759:2759:2759))
        (PORT d[4] (2396:2396:2396) (2779:2779:2779))
        (PORT d[5] (2378:2378:2378) (2772:2772:2772))
        (PORT d[6] (2378:2378:2378) (2772:2772:2772))
        (PORT d[7] (2378:2378:2378) (2772:2772:2772))
        (PORT d[8] (2378:2378:2378) (2772:2772:2772))
        (PORT d[9] (2378:2378:2378) (2772:2772:2772))
        (PORT d[10] (2378:2378:2378) (2772:2772:2772))
        (PORT d[11] (2378:2378:2378) (2772:2772:2772))
        (PORT d[12] (2378:2378:2378) (2772:2772:2772))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1281:1281:1281))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1715:1715:1715))
        (PORT d[1] (966:966:966) (1146:1146:1146))
        (PORT d[2] (1855:1855:1855) (2169:2169:2169))
        (PORT d[3] (1440:1440:1440) (1696:1696:1696))
        (PORT d[4] (1306:1306:1306) (1536:1536:1536))
        (PORT d[5] (1530:1530:1530) (1832:1832:1832))
        (PORT d[6] (1556:1556:1556) (1830:1830:1830))
        (PORT d[7] (2223:2223:2223) (2612:2612:2612))
        (PORT d[8] (1921:1921:1921) (2184:2184:2184))
        (PORT d[9] (1867:1867:1867) (2127:2127:2127))
        (PORT d[10] (2187:2187:2187) (2554:2554:2554))
        (PORT d[11] (1377:1377:1377) (1641:1641:1641))
        (PORT d[12] (1881:1881:1881) (2182:2182:2182))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1198:1198:1198))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (1582:1582:1582) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2778:2778:2778))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2778:2778:2778))
        (PORT d[1] (2397:2397:2397) (2778:2778:2778))
        (PORT d[2] (2397:2397:2397) (2778:2778:2778))
        (PORT d[3] (2366:2366:2366) (2741:2741:2741))
        (PORT d[4] (2397:2397:2397) (2778:2778:2778))
        (PORT d[5] (2360:2360:2360) (2742:2742:2742))
        (PORT d[6] (2360:2360:2360) (2742:2742:2742))
        (PORT d[7] (2360:2360:2360) (2742:2742:2742))
        (PORT d[8] (2360:2360:2360) (2742:2742:2742))
        (PORT d[9] (2360:2360:2360) (2742:2742:2742))
        (PORT d[10] (2360:2360:2360) (2742:2742:2742))
        (PORT d[11] (2360:2360:2360) (2742:2742:2742))
        (PORT d[12] (2360:2360:2360) (2742:2742:2742))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1346:1346:1346))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1949:1949:1949))
        (PORT d[1] (953:953:953) (1135:1135:1135))
        (PORT d[2] (1661:1661:1661) (1943:1943:1943))
        (PORT d[3] (1564:1564:1564) (1835:1835:1835))
        (PORT d[4] (1495:1495:1495) (1748:1748:1748))
        (PORT d[5] (1686:1686:1686) (2002:2002:2002))
        (PORT d[6] (1419:1419:1419) (1686:1686:1686))
        (PORT d[7] (2141:2141:2141) (2510:2510:2510))
        (PORT d[8] (2113:2113:2113) (2406:2406:2406))
        (PORT d[9] (2038:2038:2038) (2316:2316:2316))
        (PORT d[10] (1976:1976:1976) (2309:2309:2309))
        (PORT d[11] (1545:1545:1545) (1830:1830:1830))
        (PORT d[12] (2071:2071:2071) (2400:2400:2400))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1069:1069:1069) (1186:1186:1186))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT d[0] (1457:1457:1457) (1592:1592:1592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2556:2556:2556))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2556:2556:2556))
        (PORT d[1] (2201:2201:2201) (2556:2556:2556))
        (PORT d[2] (2201:2201:2201) (2556:2556:2556))
        (PORT d[3] (2173:2173:2173) (2523:2523:2523))
        (PORT d[4] (2201:2201:2201) (2556:2556:2556))
        (PORT d[5] (2182:2182:2182) (2531:2531:2531))
        (PORT d[6] (2182:2182:2182) (2531:2531:2531))
        (PORT d[7] (2182:2182:2182) (2531:2531:2531))
        (PORT d[8] (2182:2182:2182) (2531:2531:2531))
        (PORT d[9] (2182:2182:2182) (2531:2531:2531))
        (PORT d[10] (2182:2182:2182) (2531:2531:2531))
        (PORT d[11] (2182:2182:2182) (2531:2531:2531))
        (PORT d[12] (2182:2182:2182) (2531:2531:2531))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1361:1361:1361))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1964:1964:1964))
        (PORT d[1] (927:927:927) (1091:1091:1091))
        (PORT d[2] (2179:2179:2179) (2525:2525:2525))
        (PORT d[3] (1575:1575:1575) (1841:1841:1841))
        (PORT d[4] (1144:1144:1144) (1354:1354:1354))
        (PORT d[5] (1690:1690:1690) (2008:2008:2008))
        (PORT d[6] (1423:1423:1423) (1693:1693:1693))
        (PORT d[7] (1869:1869:1869) (2215:2215:2215))
        (PORT d[8] (2313:2313:2313) (2643:2643:2643))
        (PORT d[9] (2031:2031:2031) (2307:2307:2307))
        (PORT d[10] (1969:1969:1969) (2301:2301:2301))
        (PORT d[11] (1532:1532:1532) (1811:1811:1811))
        (PORT d[12] (2085:2085:2085) (2421:2421:2421))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1007:1007:1007) (1110:1110:1110))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT d[0] (1386:1386:1386) (1476:1476:1476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2554:2554:2554))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2554:2554:2554))
        (PORT d[1] (2196:2196:2196) (2554:2554:2554))
        (PORT d[2] (2196:2196:2196) (2554:2554:2554))
        (PORT d[3] (2178:2178:2178) (2534:2534:2534))
        (PORT d[4] (2196:2196:2196) (2554:2554:2554))
        (PORT d[5] (2175:2175:2175) (2523:2523:2523))
        (PORT d[6] (2175:2175:2175) (2523:2523:2523))
        (PORT d[7] (2175:2175:2175) (2523:2523:2523))
        (PORT d[8] (2175:2175:2175) (2523:2523:2523))
        (PORT d[9] (2175:2175:2175) (2523:2523:2523))
        (PORT d[10] (2175:2175:2175) (2523:2523:2523))
        (PORT d[11] (2175:2175:2175) (2523:2523:2523))
        (PORT d[12] (2175:2175:2175) (2523:2523:2523))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (1055:1055:1055))
        (PORT datab (1038:1038:1038) (1208:1208:1208))
        (PORT datac (895:895:895) (1050:1050:1050))
        (PORT datad (685:685:685) (797:797:797))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (977:977:977))
        (PORT datab (1036:1036:1036) (1206:1206:1206))
        (PORT datac (905:905:905) (1050:1050:1050))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (942:942:942))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (529:529:529) (587:587:587))
        (PORT sload (771:771:771) (706:706:706))
        (PORT ena (815:815:815) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (799:799:799))
        (PORT datab (574:574:574) (680:680:680))
        (PORT datac (425:425:425) (487:487:487))
        (PORT datad (287:287:287) (322:322:322))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (147:147:147))
        (PORT datab (677:677:677) (799:799:799))
        (PORT datac (496:496:496) (588:588:588))
        (PORT datad (307:307:307) (356:356:356))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (194:194:194) (234:234:234))
        (PORT datab (511:511:511) (609:609:609))
        (PORT datac (613:613:613) (697:697:697))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (479:479:479))
        (PORT datab (705:705:705) (823:823:823))
        (PORT datac (665:665:665) (765:765:765))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (407:407:407))
        (PORT datab (519:519:519) (613:613:613))
        (PORT datac (667:667:667) (766:766:766))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datac (650:650:650) (758:758:758))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (338:338:338))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (990:990:990) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1331:1331:1331))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1747:1747:1747))
        (PORT d[1] (756:756:756) (906:906:906))
        (PORT d[2] (1811:1811:1811) (2118:2118:2118))
        (PORT d[3] (1732:1732:1732) (2025:2025:2025))
        (PORT d[4] (1308:1308:1308) (1543:1543:1543))
        (PORT d[5] (1784:1784:1784) (2119:2119:2119))
        (PORT d[6] (1511:1511:1511) (1777:1777:1777))
        (PORT d[7] (1943:1943:1943) (2282:2282:2282))
        (PORT d[8] (2355:2355:2355) (2692:2692:2692))
        (PORT d[9] (1879:1879:1879) (2143:2143:2143))
        (PORT d[10] (2151:2151:2151) (2493:2493:2493))
        (PORT d[11] (925:925:925) (1105:1105:1105))
        (PORT d[12] (2248:2248:2248) (2601:2601:2601))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (1083:1083:1083))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1310:1310:1310) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1979:1979:1979) (2287:2287:2287))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (2287:2287:2287))
        (PORT d[1] (1977:1977:1977) (2287:2287:2287))
        (PORT d[2] (1977:1977:1977) (2287:2287:2287))
        (PORT d[3] (1947:1947:1947) (2256:2256:2256))
        (PORT d[4] (1977:1977:1977) (2287:2287:2287))
        (PORT d[5] (1963:1963:1963) (2282:2282:2282))
        (PORT d[6] (1963:1963:1963) (2282:2282:2282))
        (PORT d[7] (1963:1963:1963) (2282:2282:2282))
        (PORT d[8] (1963:1963:1963) (2282:2282:2282))
        (PORT d[9] (1963:1963:1963) (2282:2282:2282))
        (PORT d[10] (1963:1963:1963) (2282:2282:2282))
        (PORT d[11] (1963:1963:1963) (2282:2282:2282))
        (PORT d[12] (1963:1963:1963) (2282:2282:2282))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (707:707:707) (819:819:819))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1505:1505:1505) (1777:1777:1777))
        (PORT d[1] (1282:1282:1282) (1514:1514:1514))
        (PORT d[2] (550:550:550) (649:649:649))
        (PORT d[3] (716:716:716) (840:840:840))
        (PORT d[4] (818:818:818) (944:944:944))
        (PORT d[5] (647:647:647) (778:778:778))
        (PORT d[6] (1020:1020:1020) (1180:1180:1180))
        (PORT d[7] (1378:1378:1378) (1652:1652:1652))
        (PORT d[8] (585:585:585) (692:692:692))
        (PORT d[9] (1769:1769:1769) (2036:2036:2036))
        (PORT d[10] (813:813:813) (941:941:941))
        (PORT d[11] (1314:1314:1314) (1561:1561:1561))
        (PORT d[12] (922:922:922) (1071:1071:1071))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (517:517:517) (534:534:534))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (PORT d[0] (821:821:821) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (2051:2051:2051))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (2051:2051:2051))
        (PORT d[1] (1752:1752:1752) (2051:2051:2051))
        (PORT d[2] (1752:1752:1752) (2051:2051:2051))
        (PORT d[3] (1884:1884:1884) (2199:2199:2199))
        (PORT d[4] (1752:1752:1752) (2051:2051:2051))
        (PORT d[5] (2062:2062:2062) (2395:2395:2395))
        (PORT d[6] (2062:2062:2062) (2395:2395:2395))
        (PORT d[7] (2062:2062:2062) (2395:2395:2395))
        (PORT d[8] (2062:2062:2062) (2395:2395:2395))
        (PORT d[9] (2062:2062:2062) (2395:2395:2395))
        (PORT d[10] (2062:2062:2062) (2395:2395:2395))
        (PORT d[11] (2062:2062:2062) (2395:2395:2395))
        (PORT d[12] (2062:2062:2062) (2395:2395:2395))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (523:523:523) (611:611:611))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1911:1911:1911))
        (PORT d[1] (1448:1448:1448) (1701:1701:1701))
        (PORT d[2] (769:769:769) (897:897:897))
        (PORT d[3] (718:718:718) (841:841:841))
        (PORT d[4] (1153:1153:1153) (1338:1338:1338))
        (PORT d[5] (624:624:624) (751:751:751))
        (PORT d[6] (1447:1447:1447) (1694:1694:1694))
        (PORT d[7] (1968:1968:1968) (2321:2321:2321))
        (PORT d[8] (408:408:408) (490:490:490))
        (PORT d[9] (1736:1736:1736) (1997:1997:1997))
        (PORT d[10] (1547:1547:1547) (1782:1782:1782))
        (PORT d[11] (1137:1137:1137) (1360:1360:1360))
        (PORT d[12] (782:782:782) (918:918:918))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (516:516:516) (529:529:529))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1406:1406:1406))
        (PORT d[0] (648:648:648) (661:661:661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (2221:2221:2221))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (2221:2221:2221))
        (PORT d[1] (1910:1910:1910) (2221:2221:2221))
        (PORT d[2] (1910:1910:1910) (2221:2221:2221))
        (PORT d[3] (1892:1892:1892) (2206:2206:2206))
        (PORT d[4] (1910:1910:1910) (2221:2221:2221))
        (PORT d[5] (2048:2048:2048) (2373:2373:2373))
        (PORT d[6] (2048:2048:2048) (2373:2373:2373))
        (PORT d[7] (2048:2048:2048) (2373:2373:2373))
        (PORT d[8] (2048:2048:2048) (2373:2373:2373))
        (PORT d[9] (2048:2048:2048) (2373:2373:2373))
        (PORT d[10] (2048:2048:2048) (2373:2373:2373))
        (PORT d[11] (2048:2048:2048) (2373:2373:2373))
        (PORT d[12] (2048:2048:2048) (2373:2373:2373))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1847:1847:1847))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1823:1823:1823))
        (PORT d[1] (939:939:939) (1125:1125:1125))
        (PORT d[2] (1092:1092:1092) (1265:1265:1265))
        (PORT d[3] (1436:1436:1436) (1661:1661:1661))
        (PORT d[4] (1527:1527:1527) (1806:1806:1806))
        (PORT d[5] (1274:1274:1274) (1517:1517:1517))
        (PORT d[6] (1546:1546:1546) (1838:1838:1838))
        (PORT d[7] (1705:1705:1705) (2019:2019:2019))
        (PORT d[8] (1139:1139:1139) (1326:1326:1326))
        (PORT d[9] (1662:1662:1662) (1974:1974:1974))
        (PORT d[10] (1494:1494:1494) (1713:1713:1713))
        (PORT d[11] (1125:1125:1125) (1339:1339:1339))
        (PORT d[12] (1517:1517:1517) (1765:1765:1765))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (881:881:881) (969:969:969))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT d[0] (1483:1483:1483) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1834:1834:1834))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1569:1569:1569) (1834:1834:1834))
        (PORT d[1] (1569:1569:1569) (1834:1834:1834))
        (PORT d[2] (1569:1569:1569) (1834:1834:1834))
        (PORT d[3] (1337:1337:1337) (1559:1559:1559))
        (PORT d[4] (1569:1569:1569) (1834:1834:1834))
        (PORT d[5] (1229:1229:1229) (1440:1440:1440))
        (PORT d[6] (1229:1229:1229) (1440:1440:1440))
        (PORT d[7] (1229:1229:1229) (1440:1440:1440))
        (PORT d[8] (1229:1229:1229) (1440:1440:1440))
        (PORT d[9] (1229:1229:1229) (1440:1440:1440))
        (PORT d[10] (1229:1229:1229) (1440:1440:1440))
        (PORT d[11] (1229:1229:1229) (1440:1440:1440))
        (PORT d[12] (1229:1229:1229) (1440:1440:1440))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1431:1431:1431))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1467:1467:1467) (1695:1695:1695))
        (PORT datab (832:832:832) (949:949:949))
        (PORT datac (1027:1027:1027) (1192:1192:1192))
        (PORT datad (784:784:784) (897:897:897))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (987:987:987))
        (PORT datab (915:915:915) (1071:1071:1071))
        (PORT datac (590:590:590) (668:668:668))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1332:1332:1332))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1718:1718:1718))
        (PORT d[1] (761:761:761) (900:900:900))
        (PORT d[2] (2368:2368:2368) (2778:2778:2778))
        (PORT d[3] (1724:1724:1724) (2010:2010:2010))
        (PORT d[4] (1320:1320:1320) (1560:1560:1560))
        (PORT d[5] (1783:1783:1783) (2119:2119:2119))
        (PORT d[6] (1350:1350:1350) (1592:1592:1592))
        (PORT d[7] (1681:1681:1681) (2005:2005:2005))
        (PORT d[8] (2350:2350:2350) (2688:2688:2688))
        (PORT d[9] (2072:2072:2072) (2436:2436:2436))
        (PORT d[10] (1813:1813:1813) (2124:2124:2124))
        (PORT d[11] (913:913:913) (1092:1092:1092))
        (PORT d[12] (2361:2361:2361) (2740:2740:2740))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (926:926:926) (1009:1009:1009))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1423:1423:1423) (1542:1542:1542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2287:2287:2287))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2287:2287:2287))
        (PORT d[1] (1970:1970:1970) (2287:2287:2287))
        (PORT d[2] (1970:1970:1970) (2287:2287:2287))
        (PORT d[3] (1952:1952:1952) (2267:2267:2267))
        (PORT d[4] (1970:1970:1970) (2287:2287:2287))
        (PORT d[5] (2010:2010:2010) (2346:2346:2346))
        (PORT d[6] (2010:2010:2010) (2346:2346:2346))
        (PORT d[7] (2010:2010:2010) (2346:2346:2346))
        (PORT d[8] (2010:2010:2010) (2346:2346:2346))
        (PORT d[9] (2010:2010:2010) (2346:2346:2346))
        (PORT d[10] (2010:2010:2010) (2346:2346:2346))
        (PORT d[11] (2010:2010:2010) (2346:2346:2346))
        (PORT d[12] (2010:2010:2010) (2346:2346:2346))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1645:1645:1645))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1331:1331:1331))
        (PORT d[1] (1120:1120:1120) (1311:1311:1311))
        (PORT d[2] (1771:1771:1771) (2086:2086:2086))
        (PORT d[3] (1575:1575:1575) (1847:1847:1847))
        (PORT d[4] (1376:1376:1376) (1631:1631:1631))
        (PORT d[5] (1517:1517:1517) (1811:1811:1811))
        (PORT d[6] (1381:1381:1381) (1632:1632:1632))
        (PORT d[7] (1652:1652:1652) (1953:1953:1953))
        (PORT d[8] (1623:1623:1623) (1853:1853:1853))
        (PORT d[9] (1720:1720:1720) (2032:2032:2032))
        (PORT d[10] (1739:1739:1739) (2025:2025:2025))
        (PORT d[11] (1206:1206:1206) (1443:1443:1443))
        (PORT d[12] (2006:2006:2006) (2330:2330:2330))
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1221:1221:1221))
        (PORT clk (1308:1308:1308) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (PORT d[0] (1472:1472:1472) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1658:1658:1658))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1418:1418:1418) (1658:1658:1658))
        (PORT d[1] (1418:1418:1418) (1658:1658:1658))
        (PORT d[2] (1418:1418:1418) (1658:1658:1658))
        (PORT d[3] (1516:1516:1516) (1760:1760:1760))
        (PORT d[4] (1418:1418:1418) (1658:1658:1658))
        (PORT d[5] (1619:1619:1619) (1887:1887:1887))
        (PORT d[6] (1619:1619:1619) (1887:1887:1887))
        (PORT d[7] (1619:1619:1619) (1887:1887:1887))
        (PORT d[8] (1619:1619:1619) (1887:1887:1887))
        (PORT d[9] (1619:1619:1619) (1887:1887:1887))
        (PORT d[10] (1619:1619:1619) (1887:1887:1887))
        (PORT d[11] (1619:1619:1619) (1887:1887:1887))
        (PORT d[12] (1619:1619:1619) (1887:1887:1887))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1392:1392:1392) (1629:1629:1629))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1513:1513:1513))
        (PORT d[1] (959:959:959) (1135:1135:1135))
        (PORT d[2] (1796:1796:1796) (2118:2118:2118))
        (PORT d[3] (1564:1564:1564) (1825:1825:1825))
        (PORT d[4] (1482:1482:1482) (1745:1745:1745))
        (PORT d[5] (1512:1512:1512) (1805:1805:1805))
        (PORT d[6] (1492:1492:1492) (1751:1751:1751))
        (PORT d[7] (1505:1505:1505) (1793:1793:1793))
        (PORT d[8] (1798:1798:1798) (2055:2055:2055))
        (PORT d[9] (1700:1700:1700) (2007:2007:2007))
        (PORT d[10] (1635:1635:1635) (1919:1919:1919))
        (PORT d[11] (1224:1224:1224) (1465:1465:1465))
        (PORT d[12] (1993:1993:1993) (2314:2314:2314))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1225:1225:1225))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (1546:1546:1546) (1666:1666:1666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1422:1422:1422) (1658:1658:1658))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1420:1420:1420) (1658:1658:1658))
        (PORT d[1] (1420:1420:1420) (1658:1658:1658))
        (PORT d[2] (1420:1420:1420) (1658:1658:1658))
        (PORT d[3] (1505:1505:1505) (1746:1746:1746))
        (PORT d[4] (1420:1420:1420) (1658:1658:1658))
        (PORT d[5] (1605:1605:1605) (1868:1868:1868))
        (PORT d[6] (1605:1605:1605) (1868:1868:1868))
        (PORT d[7] (1605:1605:1605) (1868:1868:1868))
        (PORT d[8] (1605:1605:1605) (1868:1868:1868))
        (PORT d[9] (1605:1605:1605) (1868:1868:1868))
        (PORT d[10] (1605:1605:1605) (1868:1868:1868))
        (PORT d[11] (1605:1605:1605) (1868:1868:1868))
        (PORT d[12] (1605:1605:1605) (1868:1868:1868))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1433:1433:1433) (1661:1661:1661))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1499:1499:1499))
        (PORT d[1] (1270:1270:1270) (1490:1490:1490))
        (PORT d[2] (1807:1807:1807) (2132:2132:2132))
        (PORT d[3] (1541:1541:1541) (1805:1805:1805))
        (PORT d[4] (1379:1379:1379) (1635:1635:1635))
        (PORT d[5] (1529:1529:1529) (1822:1822:1822))
        (PORT d[6] (1322:1322:1322) (1557:1557:1557))
        (PORT d[7] (1497:1497:1497) (1784:1784:1784))
        (PORT d[8] (1834:1834:1834) (2101:2101:2101))
        (PORT d[9] (1730:1730:1730) (2051:2051:2051))
        (PORT d[10] (1631:1631:1631) (1909:1909:1909))
        (PORT d[11] (1370:1370:1370) (1635:1635:1635))
        (PORT d[12] (1988:1988:1988) (2307:2307:2307))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1147:1147:1147))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (PORT d[0] (1512:1512:1512) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1791:1791:1791))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1791:1791:1791))
        (PORT d[1] (1541:1541:1541) (1791:1791:1791))
        (PORT d[2] (1541:1541:1541) (1791:1791:1791))
        (PORT d[3] (1523:1523:1523) (1769:1769:1769))
        (PORT d[4] (1541:1541:1541) (1791:1791:1791))
        (PORT d[5] (1600:1600:1600) (1867:1867:1867))
        (PORT d[6] (1600:1600:1600) (1867:1867:1867))
        (PORT d[7] (1600:1600:1600) (1867:1867:1867))
        (PORT d[8] (1600:1600:1600) (1867:1867:1867))
        (PORT d[9] (1600:1600:1600) (1867:1867:1867))
        (PORT d[10] (1600:1600:1600) (1867:1867:1867))
        (PORT d[11] (1600:1600:1600) (1867:1867:1867))
        (PORT d[12] (1600:1600:1600) (1867:1867:1867))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1260:1260:1260))
        (PORT datab (1041:1041:1041) (1211:1211:1211))
        (PORT datac (897:897:897) (1051:1051:1051))
        (PORT datad (1059:1059:1059) (1219:1219:1219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (884:884:884))
        (PORT datab (1047:1047:1047) (1219:1219:1219))
        (PORT datac (994:994:994) (1146:1146:1146))
        (PORT datad (277:277:277) (315:315:315))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (529:529:529) (636:636:636))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (550:550:550) (607:607:607))
        (PORT sload (771:771:771) (706:706:706))
        (PORT ena (815:815:815) (900:900:900))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (802:802:802))
        (PORT datab (501:501:501) (595:595:595))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (171:171:171) (200:200:200))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (777:777:777))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (618:618:618) (722:722:722))
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (776:776:776))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (439:439:439) (504:504:504))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (883:883:883))
        (PORT datab (679:679:679) (786:786:786))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (711:711:711) (826:826:826))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (708:708:708))
        (PORT datab (684:684:684) (799:799:799))
        (PORT datac (269:269:269) (310:310:310))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datac (650:650:650) (757:757:757))
        (PORT datad (318:318:318) (364:364:364))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MAR_reg\|Q\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (193:193:193) (226:226:226))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (990:990:990) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (352:352:352) (414:414:414))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1533:1533:1533))
        (PORT d[1] (1958:1958:1958) (2304:2304:2304))
        (PORT d[2] (970:970:970) (1133:1133:1133))
        (PORT d[3] (745:745:745) (873:873:873))
        (PORT d[4] (965:965:965) (1120:1120:1120))
        (PORT d[5] (629:629:629) (750:750:750))
        (PORT d[6] (667:667:667) (781:781:781))
        (PORT d[7] (1777:1777:1777) (2106:2106:2106))
        (PORT d[8] (1418:1418:1418) (1632:1632:1632))
        (PORT d[9] (1556:1556:1556) (1787:1787:1787))
        (PORT d[10] (1021:1021:1021) (1179:1179:1179))
        (PORT d[11] (979:979:979) (1178:1178:1178))
        (PORT d[12] (730:730:730) (850:850:850))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (700:700:700) (743:743:743))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT d[0] (1153:1153:1153) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1983:1983:1983))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1727:1727:1727) (1983:1983:1983))
        (PORT d[1] (1727:1727:1727) (1983:1983:1983))
        (PORT d[2] (1727:1727:1727) (1983:1983:1983))
        (PORT d[3] (1908:1908:1908) (2208:2208:2208))
        (PORT d[4] (1727:1727:1727) (1983:1983:1983))
        (PORT d[5] (2241:2241:2241) (2597:2597:2597))
        (PORT d[6] (2241:2241:2241) (2597:2597:2597))
        (PORT d[7] (2241:2241:2241) (2597:2597:2597))
        (PORT d[8] (2241:2241:2241) (2597:2597:2597))
        (PORT d[9] (2241:2241:2241) (2597:2597:2597))
        (PORT d[10] (2241:2241:2241) (2597:2597:2597))
        (PORT d[11] (2241:2241:2241) (2597:2597:2597))
        (PORT d[12] (2241:2241:2241) (2597:2597:2597))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (688:688:688) (800:800:800))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1706:1706:1706))
        (PORT d[1] (1290:1290:1290) (1537:1537:1537))
        (PORT d[2] (1741:1741:1741) (2056:2056:2056))
        (PORT d[3] (1577:1577:1577) (1860:1860:1860))
        (PORT d[4] (1099:1099:1099) (1305:1305:1305))
        (PORT d[5] (1483:1483:1483) (1756:1756:1756))
        (PORT d[6] (1615:1615:1615) (1856:1856:1856))
        (PORT d[7] (1448:1448:1448) (1734:1734:1734))
        (PORT d[8] (1223:1223:1223) (1408:1408:1408))
        (PORT d[9] (1197:1197:1197) (1381:1381:1381))
        (PORT d[10] (1193:1193:1193) (1386:1386:1386))
        (PORT d[11] (1141:1141:1141) (1360:1360:1360))
        (PORT d[12] (1145:1145:1145) (1338:1338:1338))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (918:918:918) (1012:1012:1012))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1278:1278:1278) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1574:1574:1574))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1574:1574:1574))
        (PORT d[1] (1364:1364:1364) (1574:1574:1574))
        (PORT d[2] (1364:1364:1364) (1574:1574:1574))
        (PORT d[3] (1463:1463:1463) (1673:1673:1673))
        (PORT d[4] (1364:1364:1364) (1574:1574:1574))
        (PORT d[5] (1513:1513:1513) (1757:1757:1757))
        (PORT d[6] (1513:1513:1513) (1757:1757:1757))
        (PORT d[7] (1513:1513:1513) (1757:1757:1757))
        (PORT d[8] (1513:1513:1513) (1757:1757:1757))
        (PORT d[9] (1513:1513:1513) (1757:1757:1757))
        (PORT d[10] (1513:1513:1513) (1757:1757:1757))
        (PORT d[11] (1513:1513:1513) (1757:1757:1757))
        (PORT d[12] (1513:1513:1513) (1757:1757:1757))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (651:651:651) (752:752:752))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1310:1310:1310) (1552:1552:1552))
        (PORT d[1] (1780:1780:1780) (2105:2105:2105))
        (PORT d[2] (1151:1151:1151) (1349:1349:1349))
        (PORT d[3] (895:895:895) (1045:1045:1045))
        (PORT d[4] (814:814:814) (951:951:951))
        (PORT d[5] (1660:1660:1660) (1954:1954:1954))
        (PORT d[6] (1433:1433:1433) (1647:1647:1647))
        (PORT d[7] (1431:1431:1431) (1715:1715:1715))
        (PORT d[8] (1243:1243:1243) (1439:1439:1439))
        (PORT d[9] (1372:1372:1372) (1581:1581:1581))
        (PORT d[10] (1218:1218:1218) (1416:1416:1416))
        (PORT d[11] (1172:1172:1172) (1396:1396:1396))
        (PORT d[12] (961:961:961) (1126:1126:1126))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (900:900:900) (980:980:980))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT d[0] (989:989:989) (1052:1052:1052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1799:1799:1799))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1557:1557:1557) (1799:1799:1799))
        (PORT d[1] (1557:1557:1557) (1799:1799:1799))
        (PORT d[2] (1557:1557:1557) (1799:1799:1799))
        (PORT d[3] (1512:1512:1512) (1738:1738:1738))
        (PORT d[4] (1557:1557:1557) (1799:1799:1799))
        (PORT d[5] (1706:1706:1706) (1983:1983:1983))
        (PORT d[6] (1706:1706:1706) (1983:1983:1983))
        (PORT d[7] (1706:1706:1706) (1983:1983:1983))
        (PORT d[8] (1706:1706:1706) (1983:1983:1983))
        (PORT d[9] (1706:1706:1706) (1983:1983:1983))
        (PORT d[10] (1706:1706:1706) (1983:1983:1983))
        (PORT d[11] (1706:1706:1706) (1983:1983:1983))
        (PORT d[12] (1706:1706:1706) (1983:1983:1983))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2416:2416:2416))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (668:668:668) (774:774:774))
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1727:1727:1727))
        (PORT d[1] (1941:1941:1941) (2279:2279:2279))
        (PORT d[2] (955:955:955) (1122:1122:1122))
        (PORT d[3] (727:727:727) (851:851:851))
        (PORT d[4] (985:985:985) (1147:1147:1147))
        (PORT d[5] (633:633:633) (760:760:760))
        (PORT d[6] (843:843:843) (982:982:982))
        (PORT d[7] (1944:1944:1944) (2293:2293:2293))
        (PORT d[8] (574:574:574) (680:680:680))
        (PORT d[9] (1554:1554:1554) (1787:1787:1787))
        (PORT d[10] (1015:1015:1015) (1172:1172:1172))
        (PORT d[11] (1521:1521:1521) (1790:1790:1790))
        (PORT d[12] (561:561:561) (660:660:660))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (553:553:553) (582:582:582))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (PORT d[0] (838:838:838) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2265:2265:2265))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2265:2265:2265))
        (PORT d[1] (1954:1954:1954) (2265:2265:2265))
        (PORT d[2] (1954:1954:1954) (2265:2265:2265))
        (PORT d[3] (1889:1889:1889) (2178:2178:2178))
        (PORT d[4] (1954:1954:1954) (2265:2265:2265))
        (PORT d[5] (1870:1870:1870) (2160:2160:2160))
        (PORT d[6] (1870:1870:1870) (2160:2160:2160))
        (PORT d[7] (1870:1870:1870) (2160:2160:2160))
        (PORT d[8] (1870:1870:1870) (2160:2160:2160))
        (PORT d[9] (1870:1870:1870) (2160:2160:2160))
        (PORT d[10] (1870:1870:1870) (2160:2160:2160))
        (PORT d[11] (1870:1870:1870) (2160:2160:2160))
        (PORT d[12] (1870:1870:1870) (2160:2160:2160))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (570:570:570))
        (PORT datab (1206:1206:1206) (1399:1399:1399))
        (PORT datac (454:454:454) (519:519:519))
        (PORT datad (1180:1180:1180) (1374:1374:1374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (365:365:365))
        (PORT datab (1198:1198:1198) (1398:1398:1398))
        (PORT datac (623:623:623) (705:705:705))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (857:857:857) (986:986:986))
        (PORT clk (1352:1352:1352) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1560:1560:1560))
        (PORT d[1] (1557:1557:1557) (1839:1839:1839))
        (PORT d[2] (1710:1710:1710) (2008:2008:2008))
        (PORT d[3] (1728:1728:1728) (2023:2023:2023))
        (PORT d[4] (818:818:818) (954:954:954))
        (PORT d[5] (1283:1283:1283) (1525:1525:1525))
        (PORT d[6] (1445:1445:1445) (1665:1665:1665))
        (PORT d[7] (1597:1597:1597) (1900:1900:1900))
        (PORT d[8] (1066:1066:1066) (1233:1233:1233))
        (PORT d[9] (1152:1152:1152) (1318:1318:1318))
        (PORT d[10] (2337:2337:2337) (2692:2692:2692))
        (PORT d[11] (1162:1162:1162) (1383:1383:1383))
        (PORT d[12] (1328:1328:1328) (1546:1546:1546))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (845:845:845) (916:916:916))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (PORT d[0] (1508:1508:1508) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1513:1513:1513))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1513:1513:1513))
        (PORT d[1] (1317:1317:1317) (1513:1513:1513))
        (PORT d[2] (1317:1317:1317) (1513:1513:1513))
        (PORT d[3] (1300:1300:1300) (1493:1493:1493))
        (PORT d[4] (1317:1317:1317) (1513:1513:1513))
        (PORT d[5] (1319:1319:1319) (1527:1527:1527))
        (PORT d[6] (1319:1319:1319) (1527:1527:1527))
        (PORT d[7] (1319:1319:1319) (1527:1527:1527))
        (PORT d[8] (1319:1319:1319) (1527:1527:1527))
        (PORT d[9] (1319:1319:1319) (1527:1527:1527))
        (PORT d[10] (1319:1319:1319) (1527:1527:1527))
        (PORT d[11] (1319:1319:1319) (1527:1527:1527))
        (PORT d[12] (1319:1319:1319) (1527:1527:1527))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1119:1119:1119))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1504:1504:1504))
        (PORT d[1] (1278:1278:1278) (1541:1541:1541))
        (PORT d[2] (1572:1572:1572) (1866:1866:1866))
        (PORT d[3] (1738:1738:1738) (2032:2032:2032))
        (PORT d[4] (1260:1260:1260) (1492:1492:1492))
        (PORT d[5] (1462:1462:1462) (1727:1727:1727))
        (PORT d[6] (1434:1434:1434) (1650:1650:1650))
        (PORT d[7] (1578:1578:1578) (1878:1878:1878))
        (PORT d[8] (1206:1206:1206) (1389:1389:1389))
        (PORT d[9] (985:985:985) (1130:1130:1130))
        (PORT d[10] (2271:2271:2271) (2663:2663:2663))
        (PORT d[11] (1154:1154:1154) (1376:1376:1376))
        (PORT d[12] (1195:1195:1195) (1405:1405:1405))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1171:1171:1171))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT d[0] (1312:1312:1312) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1370:1370:1370) (1578:1578:1578))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1578:1578:1578))
        (PORT d[1] (1368:1368:1368) (1578:1578:1578))
        (PORT d[2] (1368:1368:1368) (1578:1578:1578))
        (PORT d[3] (1326:1326:1326) (1529:1529:1529))
        (PORT d[4] (1368:1368:1368) (1578:1578:1578))
        (PORT d[5] (1503:1503:1503) (1747:1747:1747))
        (PORT d[6] (1503:1503:1503) (1747:1747:1747))
        (PORT d[7] (1503:1503:1503) (1747:1747:1747))
        (PORT d[8] (1503:1503:1503) (1747:1747:1747))
        (PORT d[9] (1503:1503:1503) (1747:1747:1747))
        (PORT d[10] (1503:1503:1503) (1747:1747:1747))
        (PORT d[11] (1503:1503:1503) (1747:1747:1747))
        (PORT d[12] (1503:1503:1503) (1747:1747:1747))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (836:836:836) (963:963:963))
        (PORT clk (1357:1357:1357) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1564:1564:1564))
        (PORT d[1] (1439:1439:1439) (1712:1712:1712))
        (PORT d[2] (1692:1692:1692) (1983:1983:1983))
        (PORT d[3] (1553:1553:1553) (1821:1821:1821))
        (PORT d[4] (924:924:924) (1109:1109:1109))
        (PORT d[5] (1462:1462:1462) (1731:1731:1731))
        (PORT d[6] (1445:1445:1445) (1664:1664:1664))
        (PORT d[7] (1609:1609:1609) (1919:1919:1919))
        (PORT d[8] (1070:1070:1070) (1237:1237:1237))
        (PORT d[9] (1142:1142:1142) (1307:1307:1307))
        (PORT d[10] (1196:1196:1196) (1389:1389:1389))
        (PORT d[11] (1324:1324:1324) (1564:1564:1564))
        (PORT d[12] (1183:1183:1183) (1385:1385:1385))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1049:1049:1049) (1165:1165:1165))
        (PORT clk (1355:1355:1355) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (PORT d[0] (1480:1480:1480) (1621:1621:1621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1560:1560:1560))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1560:1560:1560))
        (PORT d[1] (1352:1352:1352) (1560:1560:1560))
        (PORT d[2] (1352:1352:1352) (1560:1560:1560))
        (PORT d[3] (1479:1479:1479) (1699:1699:1699))
        (PORT d[4] (1352:1352:1352) (1560:1560:1560))
        (PORT d[5] (1475:1475:1475) (1709:1709:1709))
        (PORT d[6] (1475:1475:1475) (1709:1709:1709))
        (PORT d[7] (1475:1475:1475) (1709:1709:1709))
        (PORT d[8] (1475:1475:1475) (1709:1709:1709))
        (PORT d[9] (1475:1475:1475) (1709:1709:1709))
        (PORT d[10] (1475:1475:1475) (1709:1709:1709))
        (PORT d[11] (1475:1475:1475) (1709:1709:1709))
        (PORT d[12] (1475:1475:1475) (1709:1709:1709))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (634:634:634) (734:734:734))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1765:1765:1765))
        (PORT d[1] (1952:1952:1952) (2298:2298:2298))
        (PORT d[2] (965:965:965) (1134:1134:1134))
        (PORT d[3] (757:757:757) (889:889:889))
        (PORT d[4] (795:795:795) (932:932:932))
        (PORT d[5] (640:640:640) (764:764:764))
        (PORT d[6] (1789:1789:1789) (2046:2046:2046))
        (PORT d[7] (1776:1776:1776) (2105:2105:2105))
        (PORT d[8] (1404:1404:1404) (1613:1613:1613))
        (PORT d[9] (1384:1384:1384) (1593:1593:1593))
        (PORT d[10] (1394:1394:1394) (1615:1615:1615))
        (PORT d[11] (1363:1363:1363) (1614:1614:1614))
        (PORT d[12] (744:744:744) (867:867:867))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (971:971:971) (1055:1055:1055))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT d[0] (1324:1324:1324) (1437:1437:1437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (2031:2031:2031))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (2031:2031:2031))
        (PORT d[1] (1755:1755:1755) (2031:2031:2031))
        (PORT d[2] (1755:1755:1755) (2031:2031:2031))
        (PORT d[3] (1682:1682:1682) (1927:1927:1927))
        (PORT d[4] (1755:1755:1755) (2031:2031:2031))
        (PORT d[5] (1863:1863:1863) (2152:2152:2152))
        (PORT d[6] (1863:1863:1863) (2152:2152:2152))
        (PORT d[7] (1863:1863:1863) (2152:2152:2152))
        (PORT d[8] (1863:1863:1863) (2152:2152:2152))
        (PORT d[9] (1863:1863:1863) (2152:2152:2152))
        (PORT d[10] (1863:1863:1863) (2152:2152:2152))
        (PORT d[11] (1863:1863:1863) (2152:2152:2152))
        (PORT d[12] (1863:1863:1863) (2152:2152:2152))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (940:940:940))
        (PORT datab (1206:1206:1206) (1399:1399:1399))
        (PORT datac (444:444:444) (510:510:510))
        (PORT datad (1180:1180:1180) (1374:1374:1374))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (937:937:937))
        (PORT datab (1207:1207:1207) (1400:1400:1400))
        (PORT datac (776:776:776) (885:885:885))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (421:421:421) (523:523:523))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (705:705:705) (781:781:781))
        (PORT sload (967:967:967) (873:873:873))
        (PORT ena (873:873:873) (977:977:977))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[13\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_13\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (925:925:925) (1033:1033:1033))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_12\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (497:497:497) (559:559:559))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (661:661:661))
        (PORT datab (140:140:140) (187:187:187))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (662:662:662))
        (PORT datab (205:205:205) (264:264:264))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (402:402:402))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (630:630:630) (716:716:716))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_13\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1397:1397:1397))
        (PORT asdata (527:527:527) (574:574:574))
        (PORT ena (753:753:753) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_13\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1390:1390:1390))
        (PORT asdata (786:786:786) (864:864:864))
        (PORT ena (942:942:942) (1044:1044:1044))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_13\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1396:1396:1396))
        (PORT asdata (720:720:720) (808:808:808))
        (PORT ena (1296:1296:1296) (1453:1453:1453))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_13\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1412:1412:1412))
        (PORT asdata (720:720:720) (808:808:808))
        (PORT ena (1119:1119:1119) (1232:1232:1232))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (179:179:179))
        (PORT datab (453:453:453) (553:553:553))
        (PORT datad (562:562:562) (674:674:674))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (831:831:831))
        (PORT datab (752:752:752) (871:871:871))
        (PORT datad (324:324:324) (368:368:368))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_13\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1145:1145:1145) (1295:1295:1295))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r2\|ff_13\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (102:102:102) (123:123:123))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_13\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (790:790:790) (868:868:868))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r0\|ff_13\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (333:333:333) (383:383:383))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_13\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (822:822:822) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|ff_13\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (334:334:334) (384:384:384))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_13\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (818:818:818) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (516:516:516) (616:616:616))
        (PORT datab (453:453:453) (553:553:553))
        (PORT datac (492:492:492) (580:580:580))
        (PORT datad (562:562:562) (674:674:674))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (905:905:905))
        (PORT datab (542:542:542) (651:651:651))
        (PORT datac (475:475:475) (585:585:585))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[13\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (812:812:812) (942:942:942))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (328:328:328) (379:379:379))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (443:443:443))
        (PORT datab (331:331:331) (402:402:402))
        (PORT datac (677:677:677) (791:791:791))
        (PORT datad (340:340:340) (407:407:407))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (941:941:941))
        (PORT datab (368:368:368) (450:450:450))
        (PORT datac (681:681:681) (795:795:795))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (629:629:629))
        (PORT datab (129:129:129) (176:176:176))
        (PORT datad (541:541:541) (644:644:644))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (443:443:443))
        (PORT datab (826:826:826) (973:973:973))
        (PORT datad (327:327:327) (381:381:381))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (761:761:761))
        (PORT datab (243:243:243) (306:306:306))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[13\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (761:761:761))
        (PORT datac (945:945:945) (1092:1092:1092))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (847:847:847))
        (PORT datab (547:547:547) (657:657:657))
        (PORT datac (601:601:601) (698:698:698))
        (PORT datad (309:309:309) (357:357:357))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_12\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (799:799:799) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_12\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1411:1411:1411))
        (PORT asdata (460:460:460) (505:505:505))
        (PORT ena (957:957:957) (1061:1061:1061))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_12\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1396:1396:1396))
        (PORT asdata (461:461:461) (506:506:506))
        (PORT ena (1483:1483:1483) (1666:1666:1666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_12\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1396:1396:1396))
        (PORT asdata (452:452:452) (499:499:499))
        (PORT ena (517:517:517) (557:557:557))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (628:628:628))
        (PORT datab (434:434:434) (532:532:532))
        (PORT datad (294:294:294) (347:347:347))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (627:627:627))
        (PORT datab (314:314:314) (384:384:384))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|ff_12\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (315:315:315) (365:365:365))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_12\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1405:1405:1405))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (603:603:603) (644:644:644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_12\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1390:1390:1390))
        (PORT asdata (448:448:448) (494:494:494))
        (PORT ena (942:942:942) (1044:1044:1044))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|ff_12\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (315:315:315) (365:365:365))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_12\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_12\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (815:815:815) (919:919:919))
        (PORT ena (1072:1072:1072) (1182:1182:1182))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (389:389:389))
        (PORT datab (460:460:460) (570:570:570))
        (PORT datac (634:634:634) (746:746:746))
        (PORT datad (492:492:492) (584:584:584))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (371:371:371))
        (PORT datab (459:459:459) (569:569:569))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (593:593:593))
        (PORT datab (477:477:477) (565:565:565))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[12\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (716:716:716))
        (PORT datab (476:476:476) (563:563:563))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (540:540:540))
        (PORT datab (202:202:202) (261:261:261))
        (PORT datad (422:422:422) (509:509:509))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (406:406:406))
        (PORT datab (551:551:551) (657:657:657))
        (PORT datac (557:557:557) (664:664:664))
        (PORT datad (256:256:256) (289:289:289))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (367:367:367))
        (PORT datab (516:516:516) (607:607:607))
        (PORT datad (278:278:278) (341:341:341))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (734:734:734))
        (PORT datab (677:677:677) (820:820:820))
        (PORT datac (313:313:313) (382:382:382))
        (PORT datad (341:341:341) (399:399:399))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[12\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (749:749:749) (885:885:885))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (421:421:421))
        (PORT datab (497:497:497) (573:573:573))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (356:356:356))
        (PORT datab (628:628:628) (727:727:727))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (851:851:851))
        (PORT datab (551:551:551) (661:661:661))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (305:305:305) (352:352:352))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (951:951:951))
        (PORT datab (572:572:572) (673:673:673))
        (PORT datac (1256:1256:1256) (1451:1451:1451))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[13\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT datac (688:688:688) (804:804:804))
        (PORT datad (104:104:104) (121:121:121))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1438:1438:1438) (1396:1396:1396))
        (PORT asdata (680:680:680) (754:754:754))
        (PORT ena (1048:1048:1048) (1157:1157:1157))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode900w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (286:286:286))
        (PORT datab (450:450:450) (551:551:551))
        (PORT datac (195:195:195) (268:268:268))
        (PORT datad (498:498:498) (585:585:585))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (1183:1183:1183))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1831:1831:1831))
        (PORT d[1] (949:949:949) (1139:1139:1139))
        (PORT d[2] (1093:1093:1093) (1268:1268:1268))
        (PORT d[3] (1291:1291:1291) (1503:1503:1503))
        (PORT d[4] (1592:1592:1592) (1888:1888:1888))
        (PORT d[5] (1294:1294:1294) (1540:1540:1540))
        (PORT d[6] (1558:1558:1558) (1847:1847:1847))
        (PORT d[7] (1550:1550:1550) (1844:1844:1844))
        (PORT d[8] (957:957:957) (1117:1117:1117))
        (PORT d[9] (1682:1682:1682) (1985:1985:1985))
        (PORT d[10] (1134:1134:1134) (1307:1307:1307))
        (PORT d[11] (1273:1273:1273) (1507:1507:1507))
        (PORT d[12] (1331:1331:1331) (1552:1552:1552))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (967:967:967) (1062:1062:1062))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (1554:1554:1554) (1703:1703:1703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1408:1408:1408))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1408:1408:1408))
        (PORT d[1] (1202:1202:1202) (1408:1408:1408))
        (PORT d[2] (1202:1202:1202) (1408:1408:1408))
        (PORT d[3] (1150:1150:1150) (1346:1346:1346))
        (PORT d[4] (1202:1202:1202) (1408:1408:1408))
        (PORT d[5] (1197:1197:1197) (1401:1401:1401))
        (PORT d[6] (1197:1197:1197) (1401:1401:1401))
        (PORT d[7] (1197:1197:1197) (1401:1401:1401))
        (PORT d[8] (1197:1197:1197) (1401:1401:1401))
        (PORT d[9] (1197:1197:1197) (1401:1401:1401))
        (PORT d[10] (1197:1197:1197) (1401:1401:1401))
        (PORT d[11] (1197:1197:1197) (1401:1401:1401))
        (PORT d[12] (1197:1197:1197) (1401:1401:1401))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1740:1740:1740))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1722:1722:1722))
        (PORT d[1] (1104:1104:1104) (1305:1305:1305))
        (PORT d[2] (2367:2367:2367) (2777:2777:2777))
        (PORT d[3] (1726:1726:1726) (2014:2014:2014))
        (PORT d[4] (1477:1477:1477) (1729:1729:1729))
        (PORT d[5] (1836:1836:1836) (2168:2168:2168))
        (PORT d[6] (1349:1349:1349) (1591:1591:1591))
        (PORT d[7] (1834:1834:1834) (2171:2171:2171))
        (PORT d[8] (2175:2175:2175) (2490:2490:2490))
        (PORT d[9] (1895:1895:1895) (2160:2160:2160))
        (PORT d[10] (2158:2158:2158) (2505:2505:2505))
        (PORT d[11] (755:755:755) (910:910:910))
        (PORT d[12] (2367:2367:2367) (2747:2747:2747))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (911:911:911) (997:997:997))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (1270:1270:1270) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (2096:2096:2096))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2096:2096:2096))
        (PORT d[1] (1802:1802:1802) (2096:2096:2096))
        (PORT d[2] (1802:1802:1802) (2096:2096:2096))
        (PORT d[3] (1843:1843:1843) (2135:2135:2135))
        (PORT d[4] (1802:1802:1802) (2096:2096:2096))
        (PORT d[5] (1819:1819:1819) (2126:2126:2126))
        (PORT d[6] (1819:1819:1819) (2126:2126:2126))
        (PORT d[7] (1819:1819:1819) (2126:2126:2126))
        (PORT d[8] (1819:1819:1819) (2126:2126:2126))
        (PORT d[9] (1819:1819:1819) (2126:2126:2126))
        (PORT d[10] (1819:1819:1819) (2126:2126:2126))
        (PORT d[11] (1819:1819:1819) (2126:2126:2126))
        (PORT d[12] (1819:1819:1819) (2126:2126:2126))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2699:2699:2699))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1607:1607:1607))
        (PORT d[1] (1109:1109:1109) (1316:1316:1316))
        (PORT d[2] (1554:1554:1554) (1827:1827:1827))
        (PORT d[3] (2025:2025:2025) (2379:2379:2379))
        (PORT d[4] (1592:1592:1592) (1884:1884:1884))
        (PORT d[5] (1304:1304:1304) (1553:1553:1553))
        (PORT d[6] (1349:1349:1349) (1607:1607:1607))
        (PORT d[7] (1750:1750:1750) (2068:2068:2068))
        (PORT d[8] (1307:1307:1307) (1513:1513:1513))
        (PORT d[9] (1841:1841:1841) (2182:2182:2182))
        (PORT d[10] (1330:1330:1330) (1527:1527:1527))
        (PORT d[11] (1113:1113:1113) (1324:1324:1324))
        (PORT d[12] (1652:1652:1652) (1908:1908:1908))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1033:1033:1033) (1127:1127:1127))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (1509:1509:1509) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1602:1602:1602))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1602:1602:1602))
        (PORT d[1] (1366:1366:1366) (1602:1602:1602))
        (PORT d[2] (1366:1366:1366) (1602:1602:1602))
        (PORT d[3] (1523:1523:1523) (1771:1771:1771))
        (PORT d[4] (1366:1366:1366) (1602:1602:1602))
        (PORT d[5] (1418:1418:1418) (1657:1657:1657))
        (PORT d[6] (1418:1418:1418) (1657:1657:1657))
        (PORT d[7] (1418:1418:1418) (1657:1657:1657))
        (PORT d[8] (1418:1418:1418) (1657:1657:1657))
        (PORT d[9] (1418:1418:1418) (1657:1657:1657))
        (PORT d[10] (1418:1418:1418) (1657:1657:1657))
        (PORT d[11] (1418:1418:1418) (1657:1657:1657))
        (PORT d[12] (1418:1418:1418) (1657:1657:1657))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1774:1774:1774))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1309:1309:1309))
        (PORT d[1] (1283:1283:1283) (1510:1510:1510))
        (PORT d[2] (1806:1806:1806) (2131:2131:2131))
        (PORT d[3] (1547:1547:1547) (1813:1813:1813))
        (PORT d[4] (1380:1380:1380) (1636:1636:1636))
        (PORT d[5] (1514:1514:1514) (1811:1811:1811))
        (PORT d[6] (1335:1335:1335) (1577:1577:1577))
        (PORT d[7] (1505:1505:1505) (1792:1792:1792))
        (PORT d[8] (1964:1964:1964) (2243:2243:2243))
        (PORT d[9] (1683:1683:1683) (1993:1993:1993))
        (PORT d[10] (1630:1630:1630) (1908:1908:1908))
        (PORT d[11] (1225:1225:1225) (1466:1466:1466))
        (PORT d[12] (1962:1962:1962) (2280:2280:2280))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1208:1208:1208))
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (PORT d[0] (1378:1378:1378) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1651:1651:1651))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1651:1651:1651))
        (PORT d[1] (1413:1413:1413) (1651:1651:1651))
        (PORT d[2] (1413:1413:1413) (1651:1651:1651))
        (PORT d[3] (1522:1522:1522) (1758:1758:1758))
        (PORT d[4] (1413:1413:1413) (1651:1651:1651))
        (PORT d[5] (1599:1599:1599) (1861:1861:1861))
        (PORT d[6] (1599:1599:1599) (1861:1861:1861))
        (PORT d[7] (1599:1599:1599) (1861:1861:1861))
        (PORT d[8] (1599:1599:1599) (1861:1861:1861))
        (PORT d[9] (1599:1599:1599) (1861:1861:1861))
        (PORT d[10] (1599:1599:1599) (1861:1861:1861))
        (PORT d[11] (1599:1599:1599) (1861:1861:1861))
        (PORT d[12] (1599:1599:1599) (1861:1861:1861))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (821:821:821))
        (PORT datab (390:390:390) (474:474:474))
        (PORT datac (388:388:388) (471:471:471))
        (PORT datad (673:673:673) (761:761:761))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (410:410:410))
        (PORT datab (388:388:388) (472:472:472))
        (PORT datac (783:783:783) (911:911:911))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1780:1780:1780))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (2246:2246:2246))
        (PORT d[1] (1615:1615:1615) (1926:1926:1926))
        (PORT d[2] (1745:1745:1745) (2051:2051:2051))
        (PORT d[3] (1640:1640:1640) (1927:1927:1927))
        (PORT d[4] (1154:1154:1154) (1383:1383:1383))
        (PORT d[5] (1261:1261:1261) (1499:1499:1499))
        (PORT d[6] (1215:1215:1215) (1453:1453:1453))
        (PORT d[7] (828:828:828) (993:993:993))
        (PORT d[8] (1679:1679:1679) (1967:1967:1967))
        (PORT d[9] (1238:1238:1238) (1457:1457:1457))
        (PORT d[10] (2127:2127:2127) (2466:2466:2466))
        (PORT d[11] (1515:1515:1515) (1810:1810:1810))
        (PORT d[12] (1965:1965:1965) (2280:2280:2280))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1332:1332:1332))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT d[0] (1496:1496:1496) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (574:574:574) (658:658:658))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (572:572:572) (658:658:658))
        (PORT d[1] (572:572:572) (658:658:658))
        (PORT d[2] (572:572:572) (658:658:658))
        (PORT d[3] (584:584:584) (679:679:679))
        (PORT d[4] (572:572:572) (658:658:658))
        (PORT d[5] (461:461:461) (539:539:539))
        (PORT d[6] (461:461:461) (539:539:539))
        (PORT d[7] (461:461:461) (539:539:539))
        (PORT d[8] (461:461:461) (539:539:539))
        (PORT d[9] (461:461:461) (539:539:539))
        (PORT d[10] (461:461:461) (539:539:539))
        (PORT d[11] (461:461:461) (539:539:539))
        (PORT d[12] (461:461:461) (539:539:539))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1524:1524:1524))
        (PORT clk (1371:1371:1371) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1254:1254:1254))
        (PORT d[1] (789:789:789) (946:946:946))
        (PORT d[2] (2022:2022:2022) (2359:2359:2359))
        (PORT d[3] (1383:1383:1383) (1623:1623:1623))
        (PORT d[4] (1483:1483:1483) (1732:1732:1732))
        (PORT d[5] (1698:1698:1698) (2019:2019:2019))
        (PORT d[6] (1412:1412:1412) (1678:1678:1678))
        (PORT d[7] (2148:2148:2148) (2518:2518:2518))
        (PORT d[8] (2112:2112:2112) (2405:2405:2405))
        (PORT d[9] (2025:2025:2025) (2301:2301:2301))
        (PORT d[10] (1977:1977:1977) (2310:2310:2310))
        (PORT d[11] (1558:1558:1558) (1848:1848:1848))
        (PORT d[12] (2063:2063:2063) (2391:2391:2391))
        (PORT clk (1369:1369:1369) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1181:1181:1181))
        (PORT clk (1369:1369:1369) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1394:1394:1394))
        (PORT d[0] (1472:1472:1472) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2585:2585:2585))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2585:2585:2585))
        (PORT d[1] (2226:2226:2226) (2585:2585:2585))
        (PORT d[2] (2226:2226:2226) (2585:2585:2585))
        (PORT d[3] (2185:2185:2185) (2536:2536:2536))
        (PORT d[4] (2226:2226:2226) (2585:2585:2585))
        (PORT d[5] (2196:2196:2196) (2552:2552:2552))
        (PORT d[6] (2196:2196:2196) (2552:2552:2552))
        (PORT d[7] (2196:2196:2196) (2552:2552:2552))
        (PORT d[8] (2196:2196:2196) (2552:2552:2552))
        (PORT d[9] (2196:2196:2196) (2552:2552:2552))
        (PORT d[10] (2196:2196:2196) (2552:2552:2552))
        (PORT d[11] (2196:2196:2196) (2552:2552:2552))
        (PORT d[12] (2196:2196:2196) (2552:2552:2552))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (2011:2011:2011))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1800:1800:1800) (2145:2145:2145))
        (PORT d[1] (1638:1638:1638) (1956:1956:1956))
        (PORT d[2] (1964:1964:1964) (2305:2305:2305))
        (PORT d[3] (1961:1961:1961) (2290:2290:2290))
        (PORT d[4] (1362:1362:1362) (1619:1619:1619))
        (PORT d[5] (1064:1064:1064) (1269:1269:1269))
        (PORT d[6] (1270:1270:1270) (1513:1513:1513))
        (PORT d[7] (818:818:818) (979:979:979))
        (PORT d[8] (1301:1301:1301) (1537:1537:1537))
        (PORT d[9] (1087:1087:1087) (1290:1290:1290))
        (PORT d[10] (1964:1964:1964) (2279:2279:2279))
        (PORT d[11] (1898:1898:1898) (2254:2254:2254))
        (PORT d[12] (2351:2351:2351) (2723:2723:2723))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1067:1067:1067) (1196:1196:1196))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (1452:1452:1452) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1465:1465:1465))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1259:1259:1259) (1465:1465:1465))
        (PORT d[1] (1259:1259:1259) (1465:1465:1465))
        (PORT d[2] (1259:1259:1259) (1465:1465:1465))
        (PORT d[3] (1102:1102:1102) (1279:1279:1279))
        (PORT d[4] (1259:1259:1259) (1465:1465:1465))
        (PORT d[5] (1101:1101:1101) (1287:1287:1287))
        (PORT d[6] (1101:1101:1101) (1287:1287:1287))
        (PORT d[7] (1101:1101:1101) (1287:1287:1287))
        (PORT d[8] (1101:1101:1101) (1287:1287:1287))
        (PORT d[9] (1101:1101:1101) (1287:1287:1287))
        (PORT d[10] (1101:1101:1101) (1287:1287:1287))
        (PORT d[11] (1101:1101:1101) (1287:1287:1287))
        (PORT d[12] (1101:1101:1101) (1287:1287:1287))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2580:2580:2580))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (2230:2230:2230))
        (PORT clk (1366:1366:1366) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (2119:2119:2119))
        (PORT d[1] (1622:1622:1622) (1938:1938:1938))
        (PORT d[2] (1944:1944:1944) (2280:2280:2280))
        (PORT d[3] (1773:1773:1773) (2073:2073:2073))
        (PORT d[4] (1362:1362:1362) (1621:1621:1621))
        (PORT d[5] (1060:1060:1060) (1264:1264:1264))
        (PORT d[6] (1435:1435:1435) (1700:1700:1700))
        (PORT d[7] (810:810:810) (975:975:975))
        (PORT d[8] (1870:1870:1870) (2190:2190:2190))
        (PORT d[9] (1000:1000:1000) (1190:1190:1190))
        (PORT d[10] (2306:2306:2306) (2667:2667:2667))
        (PORT d[11] (1896:1896:1896) (2254:2254:2254))
        (PORT d[12] (2173:2173:2173) (2519:2519:2519))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1344:1344:1344))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (PORT d[0] (1494:1494:1494) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1542:1542:1542))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1542:1542:1542))
        (PORT d[1] (1331:1331:1331) (1542:1542:1542))
        (PORT d[2] (1331:1331:1331) (1542:1542:1542))
        (PORT d[3] (749:749:749) (861:861:861))
        (PORT d[4] (1331:1331:1331) (1542:1542:1542))
        (PORT d[5] (1112:1112:1112) (1299:1299:1299))
        (PORT d[6] (1112:1112:1112) (1299:1299:1299))
        (PORT d[7] (1112:1112:1112) (1299:1299:1299))
        (PORT d[8] (1112:1112:1112) (1299:1299:1299))
        (PORT d[9] (1112:1112:1112) (1299:1299:1299))
        (PORT d[10] (1112:1112:1112) (1299:1299:1299))
        (PORT d[11] (1112:1112:1112) (1299:1299:1299))
        (PORT d[12] (1112:1112:1112) (1299:1299:1299))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1576:1576:1576))
        (PORT datab (1296:1296:1296) (1523:1523:1523))
        (PORT datac (331:331:331) (371:371:371))
        (PORT datad (522:522:522) (598:598:598))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1378:1378:1378))
        (PORT datab (996:996:996) (1141:1141:1141))
        (PORT datac (759:759:759) (852:852:852))
        (PORT datad (692:692:692) (804:804:804))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (959:959:959))
        (PORT datab (396:396:396) (494:494:494))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (520:520:520) (581:581:581))
        (PORT sload (970:970:970) (880:880:880))
        (PORT ena (949:949:949) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (487:487:487))
        (PORT datab (402:402:402) (485:485:485))
        (PORT datac (384:384:384) (454:454:454))
        (PORT datad (342:342:342) (400:400:400))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (302:302:302))
        (PORT datab (114:114:114) (142:142:142))
        (PORT datac (811:811:811) (945:945:945))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (414:414:414))
        (PORT datab (732:732:732) (868:868:868))
        (PORT datac (337:337:337) (395:395:395))
        (PORT datad (270:270:270) (307:307:307))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (442:442:442))
        (PORT datab (392:392:392) (473:473:473))
        (PORT datac (313:313:313) (361:361:361))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[12\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datac (358:358:358) (430:430:430))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|ff_12\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (343:343:343) (407:407:407))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_12\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (980:980:980) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (367:367:367))
        (PORT datab (451:451:451) (537:537:537))
        (PORT datac (422:422:422) (519:519:519))
        (PORT datad (396:396:396) (485:485:485))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (220:220:220))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (254:254:254) (321:321:321))
        (PORT datad (181:181:181) (210:210:210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (354:354:354))
        (PORT datab (403:403:403) (491:491:491))
        (PORT datac (425:425:425) (522:522:522))
        (PORT datad (401:401:401) (491:491:491))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (365:365:365))
        (PORT datab (442:442:442) (539:539:539))
        (PORT datac (397:397:397) (495:495:495))
        (PORT datad (397:397:397) (486:486:486))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (517:517:517))
        (PORT datab (403:403:403) (492:492:492))
        (PORT datac (400:400:400) (498:498:498))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (377:377:377))
        (PORT datab (415:415:415) (520:520:520))
        (PORT datac (254:254:254) (320:320:320))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1423:1423:1423))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (345:345:345) (415:415:415))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldMAR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (514:514:514))
        (PORT datab (224:224:224) (290:290:290))
        (PORT datac (180:180:180) (241:241:241))
        (PORT datad (407:407:407) (487:487:487))
        (IOPATH dataa combout (158:158:158) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldMAR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (198:198:198) (267:267:267))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (135:135:135) (175:175:175))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldMAR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (199:199:199) (268:268:268))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (360:360:360) (415:415:415))
        (PORT datad (407:407:407) (487:487:487))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|ldMAR\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (429:429:429) (531:531:531))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|ldMAR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (504:504:504) (567:567:567))
        (PORT sload (517:517:517) (485:485:485))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MAR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1193:1193:1193))
        (PORT asdata (624:624:624) (684:684:684))
        (PORT ena (1554:1554:1554) (1755:1755:1755))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1434:1434:1434))
        (PORT asdata (1030:1030:1030) (1168:1168:1168))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1437:1437:1437))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1283:1283:1283))
        (PORT d[1] (1447:1447:1447) (1689:1689:1689))
        (PORT d[2] (1980:1980:1980) (2325:2325:2325))
        (PORT d[3] (1771:1771:1771) (2071:2071:2071))
        (PORT d[4] (1520:1520:1520) (1795:1795:1795))
        (PORT d[5] (1437:1437:1437) (1725:1725:1725))
        (PORT d[6] (1016:1016:1016) (1218:1218:1218))
        (PORT d[7] (1746:1746:1746) (2058:2058:2058))
        (PORT d[8] (2016:2016:2016) (2313:2313:2313))
        (PORT d[9] (1910:1910:1910) (2254:2254:2254))
        (PORT d[10] (1806:1806:1806) (2109:2109:2109))
        (PORT d[11] (1535:1535:1535) (1816:1816:1816))
        (PORT d[12] (2168:2168:2168) (2511:2511:2511))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1323:1323:1323))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (1497:1497:1497) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1844:1844:1844))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1844:1844:1844))
        (PORT d[1] (1584:1584:1584) (1844:1844:1844))
        (PORT d[2] (1584:1584:1584) (1844:1844:1844))
        (PORT d[3] (1542:1542:1542) (1795:1795:1795))
        (PORT d[4] (1584:1584:1584) (1844:1844:1844))
        (PORT d[5] (1620:1620:1620) (1891:1891:1891))
        (PORT d[6] (1620:1620:1620) (1891:1891:1891))
        (PORT d[7] (1620:1620:1620) (1891:1891:1891))
        (PORT d[8] (1620:1620:1620) (1891:1891:1891))
        (PORT d[9] (1620:1620:1620) (1891:1891:1891))
        (PORT d[10] (1620:1620:1620) (1891:1891:1891))
        (PORT d[11] (1620:1620:1620) (1891:1891:1891))
        (PORT d[12] (1620:1620:1620) (1891:1891:1891))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1764:1764:1764))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1516:1516:1516))
        (PORT d[1] (960:960:960) (1137:1137:1137))
        (PORT d[2] (2174:2174:2174) (2553:2553:2553))
        (PORT d[3] (1790:1790:1790) (2092:2092:2092))
        (PORT d[4] (1667:1667:1667) (1953:1953:1953))
        (PORT d[5] (1617:1617:1617) (1933:1933:1933))
        (PORT d[6] (1164:1164:1164) (1379:1379:1379))
        (PORT d[7] (1836:1836:1836) (2173:2173:2173))
        (PORT d[8] (2181:2181:2181) (2499:2499:2499))
        (PORT d[9] (2059:2059:2059) (2418:2418:2418))
        (PORT d[10] (1972:1972:1972) (2293:2293:2293))
        (PORT d[11] (931:931:931) (1099:1099:1099))
        (PORT d[12] (2185:2185:2185) (2529:2529:2529))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1326:1326:1326))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (1500:1500:1500) (1608:1608:1608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (2051:2051:2051))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1763:1763:1763) (2051:2051:2051))
        (PORT d[1] (1763:1763:1763) (2051:2051:2051))
        (PORT d[2] (1763:1763:1763) (2051:2051:2051))
        (PORT d[3] (1735:1735:1735) (2018:2018:2018))
        (PORT d[4] (1763:1763:1763) (2051:2051:2051))
        (PORT d[5] (1785:1785:1785) (2082:2082:2082))
        (PORT d[6] (1785:1785:1785) (2082:2082:2082))
        (PORT d[7] (1785:1785:1785) (2082:2082:2082))
        (PORT d[8] (1785:1785:1785) (2082:2082:2082))
        (PORT d[9] (1785:1785:1785) (2082:2082:2082))
        (PORT d[10] (1785:1785:1785) (2082:2082:2082))
        (PORT d[11] (1785:1785:1785) (2082:2082:2082))
        (PORT d[12] (1785:1785:1785) (2082:2082:2082))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1049:1049:1049) (1204:1204:1204))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1581:1581:1581))
        (PORT d[1] (1110:1110:1110) (1315:1315:1315))
        (PORT d[2] (941:941:941) (1103:1103:1103))
        (PORT d[3] (1111:1111:1111) (1294:1294:1294))
        (PORT d[4] (1594:1594:1594) (1879:1879:1879))
        (PORT d[5] (1454:1454:1454) (1722:1722:1722))
        (PORT d[6] (1086:1086:1086) (1272:1272:1272))
        (PORT d[7] (1541:1541:1541) (1837:1837:1837))
        (PORT d[8] (949:949:949) (1108:1108:1108))
        (PORT d[9] (1677:1677:1677) (1974:1974:1974))
        (PORT d[10] (1337:1337:1337) (1552:1552:1552))
        (PORT d[11] (1283:1283:1283) (1517:1517:1517))
        (PORT d[12] (1309:1309:1309) (1522:1522:1522))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1111:1111:1111))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1330:1330:1330) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1786:1786:1786))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1786:1786:1786))
        (PORT d[1] (1531:1531:1531) (1786:1786:1786))
        (PORT d[2] (1531:1531:1531) (1786:1786:1786))
        (PORT d[3] (1492:1492:1492) (1741:1741:1741))
        (PORT d[4] (1531:1531:1531) (1786:1786:1786))
        (PORT d[5] (1538:1538:1538) (1797:1797:1797))
        (PORT d[6] (1538:1538:1538) (1797:1797:1797))
        (PORT d[7] (1538:1538:1538) (1797:1797:1797))
        (PORT d[8] (1538:1538:1538) (1797:1797:1797))
        (PORT d[9] (1538:1538:1538) (1797:1797:1797))
        (PORT d[10] (1538:1538:1538) (1797:1797:1797))
        (PORT d[11] (1538:1538:1538) (1797:1797:1797))
        (PORT d[12] (1538:1538:1538) (1797:1797:1797))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (911:911:911) (1054:1054:1054))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1344:1344:1344) (1595:1595:1595))
        (PORT d[1] (936:936:936) (1125:1125:1125))
        (PORT d[2] (919:919:919) (1073:1073:1073))
        (PORT d[3] (1103:1103:1103) (1286:1286:1286))
        (PORT d[4] (1760:1760:1760) (2076:2076:2076))
        (PORT d[5] (1466:1466:1466) (1734:1734:1734))
        (PORT d[6] (1585:1585:1585) (1885:1885:1885))
        (PORT d[7] (1371:1371:1371) (1643:1643:1643))
        (PORT d[8] (933:933:933) (1086:1086:1086))
        (PORT d[9] (1856:1856:1856) (2181:2181:2181))
        (PORT d[10] (1309:1309:1309) (1504:1504:1504))
        (PORT d[11] (1261:1261:1261) (1491:1491:1491))
        (PORT d[12] (1140:1140:1140) (1326:1326:1326))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1127:1127:1127))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (1324:1324:1324) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1503:1503:1503) (1747:1747:1747))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1501:1501:1501) (1747:1747:1747))
        (PORT d[1] (1501:1501:1501) (1747:1747:1747))
        (PORT d[2] (1501:1501:1501) (1747:1747:1747))
        (PORT d[3] (1347:1347:1347) (1581:1581:1581))
        (PORT d[4] (1501:1501:1501) (1747:1747:1747))
        (PORT d[5] (1535:1535:1535) (1789:1789:1789))
        (PORT d[6] (1535:1535:1535) (1789:1789:1789))
        (PORT d[7] (1535:1535:1535) (1789:1789:1789))
        (PORT d[8] (1535:1535:1535) (1789:1789:1789))
        (PORT d[9] (1535:1535:1535) (1789:1789:1789))
        (PORT d[10] (1535:1535:1535) (1789:1789:1789))
        (PORT d[11] (1535:1535:1535) (1789:1789:1789))
        (PORT d[12] (1535:1535:1535) (1789:1789:1789))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1238:1238:1238))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (470:470:470))
        (PORT datab (389:389:389) (481:481:481))
        (PORT datac (497:497:497) (558:558:558))
        (PORT datad (340:340:340) (383:383:383))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (821:821:821))
        (PORT datab (388:388:388) (480:480:480))
        (PORT datac (731:731:731) (846:846:846))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (2035:2035:2035))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1495:1495:1495))
        (PORT d[1] (1353:1353:1353) (1603:1603:1603))
        (PORT d[2] (1682:1682:1682) (1973:1973:1973))
        (PORT d[3] (1602:1602:1602) (1882:1882:1882))
        (PORT d[4] (1114:1114:1114) (1315:1315:1315))
        (PORT d[5] (1500:1500:1500) (1792:1792:1792))
        (PORT d[6] (1538:1538:1538) (1808:1808:1808))
        (PORT d[7] (2037:2037:2037) (2406:2406:2406))
        (PORT d[8] (1738:1738:1738) (1977:1977:1977))
        (PORT d[9] (1673:1673:1673) (1894:1894:1894))
        (PORT d[10] (2340:2340:2340) (2691:2691:2691))
        (PORT d[11] (1139:1139:1139) (1358:1358:1358))
        (PORT d[12] (1699:1699:1699) (1981:1981:1981))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1213:1213:1213))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (1406:1406:1406) (1555:1555:1555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1566:1566:1566) (1804:1804:1804))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1564:1564:1564) (1804:1804:1804))
        (PORT d[1] (1564:1564:1564) (1804:1804:1804))
        (PORT d[2] (1564:1564:1564) (1804:1804:1804))
        (PORT d[3] (1535:1535:1535) (1768:1768:1768))
        (PORT d[4] (1564:1564:1564) (1804:1804:1804))
        (PORT d[5] (2564:2564:2564) (2979:2979:2979))
        (PORT d[6] (2564:2564:2564) (2979:2979:2979))
        (PORT d[7] (2564:2564:2564) (2979:2979:2979))
        (PORT d[8] (2564:2564:2564) (2979:2979:2979))
        (PORT d[9] (2564:2564:2564) (2979:2979:2979))
        (PORT d[10] (2564:2564:2564) (2979:2979:2979))
        (PORT d[11] (2564:2564:2564) (2979:2979:2979))
        (PORT d[12] (2564:2564:2564) (2979:2979:2979))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (550:550:550) (645:645:645))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1771:1771:1771))
        (PORT d[1] (1780:1780:1780) (2104:2104:2104))
        (PORT d[2] (1134:1134:1134) (1325:1325:1325))
        (PORT d[3] (905:905:905) (1064:1064:1064))
        (PORT d[4] (805:805:805) (941:941:941))
        (PORT d[5] (1661:1661:1661) (1955:1955:1955))
        (PORT d[6] (1781:1781:1781) (2037:2037:2037))
        (PORT d[7] (1586:1586:1586) (1888:1888:1888))
        (PORT d[8] (741:741:741) (868:868:868))
        (PORT d[9] (1385:1385:1385) (1597:1597:1597))
        (PORT d[10] (1388:1388:1388) (1609:1609:1609))
        (PORT d[11] (1344:1344:1344) (1591:1591:1591))
        (PORT d[12] (763:763:763) (891:891:891))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (710:710:710) (755:755:755))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (PORT d[0] (1002:1002:1002) (1060:1060:1060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1542:1542:1542) (1773:1773:1773))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1540:1540:1540) (1773:1773:1773))
        (PORT d[1] (1540:1540:1540) (1773:1773:1773))
        (PORT d[2] (1540:1540:1540) (1773:1773:1773))
        (PORT d[3] (1718:1718:1718) (1987:1987:1987))
        (PORT d[4] (1540:1540:1540) (1773:1773:1773))
        (PORT d[5] (1694:1694:1694) (1965:1965:1965))
        (PORT d[6] (1694:1694:1694) (1965:1965:1965))
        (PORT d[7] (1694:1694:1694) (1965:1965:1965))
        (PORT d[8] (1694:1694:1694) (1965:1965:1965))
        (PORT d[9] (1694:1694:1694) (1965:1965:1965))
        (PORT d[10] (1694:1694:1694) (1965:1965:1965))
        (PORT d[11] (1694:1694:1694) (1965:1965:1965))
        (PORT d[12] (1694:1694:1694) (1965:1965:1965))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (560:560:560) (658:658:658))
        (PORT clk (1385:1385:1385) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1544:1544:1544))
        (PORT d[1] (1764:1764:1764) (2082:2082:2082))
        (PORT d[2] (1270:1270:1270) (1473:1473:1473))
        (PORT d[3] (1042:1042:1042) (1211:1211:1211))
        (PORT d[4] (654:654:654) (772:772:772))
        (PORT d[5] (799:799:799) (945:945:945))
        (PORT d[6] (1801:1801:1801) (2064:2064:2064))
        (PORT d[7] (1769:1769:1769) (2097:2097:2097))
        (PORT d[8] (1411:1411:1411) (1625:1625:1625))
        (PORT d[9] (1380:1380:1380) (1586:1586:1586))
        (PORT d[10] (1203:1203:1203) (1386:1386:1386))
        (PORT d[11] (1375:1375:1375) (1633:1633:1633))
        (PORT d[12] (775:775:775) (909:909:909))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1001:1001:1001) (1089:1089:1089))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (PORT d[0] (1336:1336:1336) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (2046:2046:2046))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (2046:2046:2046))
        (PORT d[1] (1765:1765:1765) (2046:2046:2046))
        (PORT d[2] (1765:1765:1765) (2046:2046:2046))
        (PORT d[3] (1809:1809:1809) (2070:2070:2070))
        (PORT d[4] (1765:1765:1765) (2046:2046:2046))
        (PORT d[5] (2247:2247:2247) (2605:2605:2605))
        (PORT d[6] (2247:2247:2247) (2605:2605:2605))
        (PORT d[7] (2247:2247:2247) (2605:2605:2605))
        (PORT d[8] (2247:2247:2247) (2605:2605:2605))
        (PORT d[9] (2247:2247:2247) (2605:2605:2605))
        (PORT d[10] (2247:2247:2247) (2605:2605:2605))
        (PORT d[11] (2247:2247:2247) (2605:2605:2605))
        (PORT d[12] (2247:2247:2247) (2605:2605:2605))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1377:1377:1377))
        (PORT datab (500:500:500) (577:577:577))
        (PORT datac (1167:1167:1167) (1342:1342:1342))
        (PORT datad (455:455:455) (517:517:517))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1776:1776:1776) (2025:2025:2025))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1522:1522:1522))
        (PORT d[1] (1280:1280:1280) (1537:1537:1537))
        (PORT d[2] (1958:1958:1958) (2279:2279:2279))
        (PORT d[3] (1518:1518:1518) (1769:1769:1769))
        (PORT d[4] (1284:1284:1284) (1510:1510:1510))
        (PORT d[5] (1320:1320:1320) (1585:1585:1585))
        (PORT d[6] (1397:1397:1397) (1662:1662:1662))
        (PORT d[7] (2046:2046:2046) (2415:2415:2415))
        (PORT d[8] (1898:1898:1898) (2158:2158:2158))
        (PORT d[9] (1688:1688:1688) (1921:1921:1921))
        (PORT d[10] (2347:2347:2347) (2699:2699:2699))
        (PORT d[11] (1184:1184:1184) (1414:1414:1414))
        (PORT d[12] (1706:1706:1706) (1984:1984:1984))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1214:1214:1214))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (1535:1535:1535) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2148:2148:2148))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (2148:2148:2148))
        (PORT d[1] (1868:1868:1868) (2148:2148:2148))
        (PORT d[2] (1868:1868:1868) (2148:2148:2148))
        (PORT d[3] (1840:1840:1840) (2114:2114:2114))
        (PORT d[4] (1868:1868:1868) (2148:2148:2148))
        (PORT d[5] (2542:2542:2542) (2950:2950:2950))
        (PORT d[6] (2542:2542:2542) (2950:2950:2950))
        (PORT d[7] (2542:2542:2542) (2950:2950:2950))
        (PORT d[8] (2542:2542:2542) (2950:2950:2950))
        (PORT d[9] (2542:2542:2542) (2950:2950:2950))
        (PORT d[10] (2542:2542:2542) (2950:2950:2950))
        (PORT d[11] (2542:2542:2542) (2950:2950:2950))
        (PORT d[12] (2542:2542:2542) (2950:2950:2950))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1365:1365:1365))
        (PORT datab (892:892:892) (1038:1038:1038))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (915:915:915) (1057:1057:1057))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (737:737:737))
        (PORT datab (710:710:710) (837:837:837))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (483:483:483) (527:527:527))
        (PORT sload (970:970:970) (880:880:880))
        (PORT ena (949:949:949) (1075:1075:1075))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[14\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_14\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (1071:1071:1071) (1207:1207:1207))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[14\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (544:544:544) (663:663:663))
        (PORT datab (139:139:139) (187:187:187))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (326:326:326))
        (PORT datab (773:773:773) (901:901:901))
        (PORT datac (579:579:579) (686:686:686))
        (PORT datad (664:664:664) (764:764:764))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_14\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT asdata (279:279:279) (299:299:299))
        (PORT ena (435:435:435) (467:467:467))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_14\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1396:1396:1396))
        (PORT asdata (469:469:469) (509:509:509))
        (PORT ena (517:517:517) (557:557:557))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_14\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1427:1427:1427) (1396:1396:1396))
        (PORT asdata (621:621:621) (682:682:682))
        (PORT ena (1483:1483:1483) (1666:1666:1666))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (380:380:380))
        (PORT datab (465:465:465) (575:575:575))
        (PORT datac (630:630:630) (742:742:742))
        (PORT datad (299:299:299) (359:359:359))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_14\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (799:799:799) (862:862:862))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (770:770:770))
        (PORT datab (219:219:219) (278:278:278))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (575:575:575) (668:668:668))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|ff_14\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (215:215:215))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_14\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1445:1445:1445) (1405:1405:1405))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (603:603:603) (644:644:644))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_14\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1390:1390:1390))
        (PORT asdata (482:482:482) (532:532:532))
        (PORT ena (942:942:942) (1044:1044:1044))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_14\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1221:1221:1221) (1202:1202:1202))
        (PORT asdata (478:478:478) (528:528:528))
        (PORT ena (1073:1073:1073) (1184:1184:1184))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r1\|ff_14\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (216:216:216))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_14\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (515:515:515) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (PORT datab (303:303:303) (369:369:369))
        (PORT datac (630:630:630) (741:741:741))
        (PORT datad (451:451:451) (554:554:554))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (373:373:373))
        (PORT datab (462:462:462) (572:572:572))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (601:601:601))
        (PORT datab (386:386:386) (464:464:464))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[14\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (605:605:605))
        (PORT datac (912:912:912) (1072:1072:1072))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (401:401:401))
        (PORT datab (317:317:317) (383:383:383))
        (PORT datac (544:544:544) (648:648:648))
        (PORT datad (671:671:671) (782:782:782))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (805:805:805))
        (PORT datab (469:469:469) (558:558:558))
        (PORT datac (644:644:644) (750:750:750))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (725:725:725))
        (PORT datab (446:446:446) (526:526:526))
        (PORT datad (685:685:685) (807:807:807))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (316:316:316) (380:380:380))
        (PORT datab (557:557:557) (668:668:668))
        (PORT datac (667:667:667) (785:785:785))
        (PORT datad (157:157:157) (183:183:183))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[14\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (861:861:861))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (413:413:413))
        (PORT datab (330:330:330) (386:386:386))
        (PORT datac (103:103:103) (124:124:124))
        (PORT datad (715:715:715) (845:845:845))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (530:530:530))
        (PORT datab (346:346:346) (405:405:405))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (731:731:731) (868:868:868))
        (PORT datac (721:721:721) (832:832:832))
        (PORT datad (323:323:323) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (472:472:472))
        (PORT datab (390:390:390) (471:471:471))
        (PORT datac (337:337:337) (395:395:395))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[14\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT datac (364:364:364) (437:437:437))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|ff_14\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (306:306:306) (352:352:352))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_14\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (980:980:980) (1104:1104:1104))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (337:337:337))
        (PORT datac (263:263:263) (344:344:344))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (154:154:154))
        (PORT datab (110:110:110) (142:142:142))
        (PORT datac (293:293:293) (354:354:354))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1423:1423:1423))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (344:344:344) (417:417:417))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (245:245:245))
        (PORT datab (266:266:266) (333:333:333))
        (PORT datac (278:278:278) (351:351:351))
        (PORT datad (414:414:414) (504:504:504))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (311:311:311))
        (PORT datab (266:266:266) (332:332:332))
        (PORT datac (279:279:279) (352:352:352))
        (PORT datad (169:169:169) (220:220:220))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (353:353:353) (426:426:426))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (323:323:323) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (420:420:420))
        (PORT datab (244:244:244) (305:305:305))
        (PORT datac (503:503:503) (593:593:593))
        (PORT datad (239:239:239) (297:297:297))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (312:312:312))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (287:287:287) (361:361:361))
        (PORT datad (173:173:173) (223:223:223))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (374:374:374))
        (PORT datab (267:267:267) (334:334:334))
        (PORT datad (319:319:319) (387:387:387))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (517:517:517))
        (PORT datab (171:171:171) (224:224:224))
        (PORT datac (174:174:174) (234:234:234))
        (PORT datad (406:406:406) (486:486:486))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (256:256:256))
        (PORT datab (427:427:427) (529:529:529))
        (PORT datac (365:365:365) (421:421:421))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (242:242:242))
        (PORT datab (435:435:435) (531:531:531))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (307:307:307) (353:353:353))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (285:285:285) (358:358:358))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[5\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1200:1200:1200))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (249:249:249))
        (PORT datab (260:260:260) (326:326:326))
        (PORT datac (286:286:286) (359:359:359))
        (PORT datad (410:410:410) (499:499:499))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (311:311:311))
        (PORT datab (269:269:269) (336:336:336))
        (PORT datac (274:274:274) (347:347:347))
        (PORT datad (167:167:167) (217:217:217))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (353:353:353) (426:426:426))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (323:323:323) (392:392:392))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (422:422:422) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1200:1200:1200))
        (PORT asdata (366:366:366) (412:412:412))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (611:611:611))
        (PORT datab (360:360:360) (435:435:435))
        (PORT datac (512:512:512) (613:613:613))
        (PORT datad (531:531:531) (634:634:634))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMDR\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (279:279:279) (315:315:315))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|enaMDR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (1936:1936:1936) (2189:2189:2189))
        (PORT sclr (632:632:632) (616:616:616))
        (PORT sload (1023:1023:1023) (934:934:934))
        (PORT ena (611:611:611) (659:659:659))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (262:262:262))
        (PORT datab (215:215:215) (269:269:269))
        (PORT datac (126:126:126) (172:172:172))
        (PORT datad (203:203:203) (254:254:254))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1249:1249:1249))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1776:1776:1776))
        (PORT d[1] (1810:1810:1810) (2141:2141:2141))
        (PORT d[2] (1451:1451:1451) (1697:1697:1697))
        (PORT d[3] (1821:1821:1821) (2145:2145:2145))
        (PORT d[4] (886:886:886) (1057:1057:1057))
        (PORT d[5] (1292:1292:1292) (1537:1537:1537))
        (PORT d[6] (1012:1012:1012) (1189:1189:1189))
        (PORT d[7] (1327:1327:1327) (1562:1562:1562))
        (PORT d[8] (1680:1680:1680) (1985:1985:1985))
        (PORT d[9] (1152:1152:1152) (1343:1343:1343))
        (PORT d[10] (2134:2134:2134) (2486:2486:2486))
        (PORT d[11] (1651:1651:1651) (1965:1965:1965))
        (PORT d[12] (1786:1786:1786) (2084:2084:2084))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1188:1188:1188))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1562:1562:1562) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1462:1462:1462))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1462:1462:1462))
        (PORT d[1] (1293:1293:1293) (1462:1462:1462))
        (PORT d[2] (1293:1293:1293) (1462:1462:1462))
        (PORT d[3] (1251:1251:1251) (1412:1412:1412))
        (PORT d[4] (1293:1293:1293) (1462:1462:1462))
        (PORT d[5] (1326:1326:1326) (1507:1507:1507))
        (PORT d[6] (1326:1326:1326) (1507:1507:1507))
        (PORT d[7] (1326:1326:1326) (1507:1507:1507))
        (PORT d[8] (1326:1326:1326) (1507:1507:1507))
        (PORT d[9] (1326:1326:1326) (1507:1507:1507))
        (PORT d[10] (1326:1326:1326) (1507:1507:1507))
        (PORT d[11] (1326:1326:1326) (1507:1507:1507))
        (PORT d[12] (1326:1326:1326) (1507:1507:1507))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (2200:2200:2200))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1284:1284:1284))
        (PORT d[1] (1431:1431:1431) (1704:1704:1704))
        (PORT d[2] (1834:1834:1834) (2144:2144:2144))
        (PORT d[3] (1589:1589:1589) (1861:1861:1861))
        (PORT d[4] (1126:1126:1126) (1337:1337:1337))
        (PORT d[5] (1495:1495:1495) (1786:1786:1786))
        (PORT d[6] (1549:1549:1549) (1822:1822:1822))
        (PORT d[7] (2218:2218:2218) (2611:2611:2611))
        (PORT d[8] (1925:1925:1925) (2194:2194:2194))
        (PORT d[9] (1860:1860:1860) (2119:2119:2119))
        (PORT d[10] (2026:2026:2026) (2369:2369:2369))
        (PORT d[11] (1172:1172:1172) (1395:1395:1395))
        (PORT d[12] (1720:1720:1720) (2005:2005:2005))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1206:1206:1206))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1423:1423:1423) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2432:2432:2432) (2818:2818:2818))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2818:2818:2818))
        (PORT d[1] (2430:2430:2430) (2818:2818:2818))
        (PORT d[2] (2430:2430:2430) (2818:2818:2818))
        (PORT d[3] (1862:1862:1862) (2145:2145:2145))
        (PORT d[4] (2430:2430:2430) (2818:2818:2818))
        (PORT d[5] (2541:2541:2541) (2953:2953:2953))
        (PORT d[6] (2541:2541:2541) (2953:2953:2953))
        (PORT d[7] (2541:2541:2541) (2953:2953:2953))
        (PORT d[8] (2541:2541:2541) (2953:2953:2953))
        (PORT d[9] (2541:2541:2541) (2953:2953:2953))
        (PORT d[10] (2541:2541:2541) (2953:2953:2953))
        (PORT d[11] (2541:2541:2541) (2953:2953:2953))
        (PORT d[12] (2541:2541:2541) (2953:2953:2953))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1023:1023:1023) (1202:1202:1202))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (2000:2000:2000))
        (PORT d[1] (2003:2003:2003) (2360:2360:2360))
        (PORT d[2] (1601:1601:1601) (1862:1862:1862))
        (PORT d[3] (1840:1840:1840) (2166:2166:2166))
        (PORT d[4] (1129:1129:1129) (1342:1342:1342))
        (PORT d[5] (1482:1482:1482) (1756:1756:1756))
        (PORT d[6] (728:728:728) (863:863:863))
        (PORT d[7] (950:950:950) (1127:1127:1127))
        (PORT d[8] (960:960:960) (1115:1115:1115))
        (PORT d[9] (1358:1358:1358) (1581:1581:1581))
        (PORT d[10] (2101:2101:2101) (2453:2453:2453))
        (PORT d[11] (1483:1483:1483) (1771:1771:1771))
        (PORT d[12] (1803:1803:1803) (2102:2102:2102))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1313:1313:1313))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT d[0] (1418:1418:1418) (1558:1558:1558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1122:1122:1122) (1268:1268:1268))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1268:1268:1268))
        (PORT d[1] (1120:1120:1120) (1268:1268:1268))
        (PORT d[2] (1120:1120:1120) (1268:1268:1268))
        (PORT d[3] (1088:1088:1088) (1232:1232:1232))
        (PORT d[4] (1120:1120:1120) (1268:1268:1268))
        (PORT d[5] (1094:1094:1094) (1228:1228:1228))
        (PORT d[6] (1094:1094:1094) (1228:1228:1228))
        (PORT d[7] (1094:1094:1094) (1228:1228:1228))
        (PORT d[8] (1094:1094:1094) (1228:1228:1228))
        (PORT d[9] (1094:1094:1094) (1228:1228:1228))
        (PORT d[10] (1094:1094:1094) (1228:1228:1228))
        (PORT d[11] (1094:1094:1094) (1228:1228:1228))
        (PORT d[12] (1094:1094:1094) (1228:1228:1228))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (924:924:924))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1667:1667:1667))
        (PORT d[1] (1580:1580:1580) (1872:1872:1872))
        (PORT d[2] (1719:1719:1719) (2029:2029:2029))
        (PORT d[3] (1734:1734:1734) (2028:2028:2028))
        (PORT d[4] (1093:1093:1093) (1299:1299:1299))
        (PORT d[5] (1482:1482:1482) (1755:1755:1755))
        (PORT d[6] (1269:1269:1269) (1463:1463:1463))
        (PORT d[7] (1565:1565:1565) (1864:1864:1864))
        (PORT d[8] (1069:1069:1069) (1241:1241:1241))
        (PORT d[9] (1158:1158:1158) (1329:1329:1329))
        (PORT d[10] (1227:1227:1227) (1429:1429:1429))
        (PORT d[11] (1006:1006:1006) (1205:1205:1205))
        (PORT d[12] (1176:1176:1176) (1381:1381:1381))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (888:888:888) (956:956:956))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT d[0] (1512:1512:1512) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1375:1375:1375) (1589:1589:1589))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1589:1589:1589))
        (PORT d[1] (1373:1373:1373) (1589:1589:1589))
        (PORT d[2] (1373:1373:1373) (1589:1589:1589))
        (PORT d[3] (1335:1335:1335) (1539:1539:1539))
        (PORT d[4] (1373:1373:1373) (1589:1589:1589))
        (PORT d[5] (1526:1526:1526) (1776:1776:1776))
        (PORT d[6] (1526:1526:1526) (1776:1776:1776))
        (PORT d[7] (1526:1526:1526) (1776:1776:1776))
        (PORT d[8] (1526:1526:1526) (1776:1776:1776))
        (PORT d[9] (1526:1526:1526) (1776:1776:1776))
        (PORT d[10] (1526:1526:1526) (1776:1776:1776))
        (PORT d[11] (1526:1526:1526) (1776:1776:1776))
        (PORT d[12] (1526:1526:1526) (1776:1776:1776))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (809:809:809))
        (PORT datab (1207:1207:1207) (1400:1400:1400))
        (PORT datac (632:632:632) (716:716:716))
        (PORT datad (1182:1182:1182) (1376:1376:1376))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (961:961:961))
        (PORT datab (1207:1207:1207) (1400:1400:1400))
        (PORT datac (792:792:792) (916:916:916))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1801:1801:1801))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1530:1530:1530))
        (PORT d[1] (773:773:773) (923:923:923))
        (PORT d[2] (1645:1645:1645) (1933:1933:1933))
        (PORT d[3] (1592:1592:1592) (1872:1872:1872))
        (PORT d[4] (1691:1691:1691) (1984:1984:1984))
        (PORT d[5] (1607:1607:1607) (1918:1918:1918))
        (PORT d[6] (1343:1343:1343) (1588:1588:1588))
        (PORT d[7] (1785:1785:1785) (2108:2108:2108))
        (PORT d[8] (2189:2189:2189) (2507:2507:2507))
        (PORT d[9] (2066:2066:2066) (2429:2429:2429))
        (PORT d[10] (2144:2144:2144) (2488:2488:2488))
        (PORT d[11] (897:897:897) (1060:1060:1060))
        (PORT d[12] (2377:2377:2377) (2758:2758:2758))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1323:1323:1323))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT d[0] (1478:1478:1478) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (2080:2080:2080))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (2080:2080:2080))
        (PORT d[1] (1790:1790:1790) (2080:2080:2080))
        (PORT d[2] (1790:1790:1790) (2080:2080:2080))
        (PORT d[3] (1749:1749:1749) (2030:2030:2030))
        (PORT d[4] (1790:1790:1790) (2080:2080:2080))
        (PORT d[5] (1823:1823:1823) (2131:2131:2131))
        (PORT d[6] (1823:1823:1823) (2131:2131:2131))
        (PORT d[7] (1823:1823:1823) (2131:2131:2131))
        (PORT d[8] (1823:1823:1823) (2131:2131:2131))
        (PORT d[9] (1823:1823:1823) (2131:2131:2131))
        (PORT d[10] (1823:1823:1823) (2131:2131:2131))
        (PORT d[11] (1823:1823:1823) (2131:2131:2131))
        (PORT d[12] (1823:1823:1823) (2131:2131:2131))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1400:1400:1400))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1778:1778:1778))
        (PORT d[1] (1089:1089:1089) (1290:1290:1290))
        (PORT d[2] (743:743:743) (873:873:873))
        (PORT d[3] (942:942:942) (1106:1106:1106))
        (PORT d[4] (672:672:672) (779:779:779))
        (PORT d[5] (821:821:821) (975:975:975))
        (PORT d[6] (1081:1081:1081) (1279:1279:1279))
        (PORT d[7] (1351:1351:1351) (1621:1621:1621))
        (PORT d[8] (756:756:756) (881:881:881))
        (PORT d[9] (1956:1956:1956) (2251:2251:2251))
        (PORT d[10] (1359:1359:1359) (1568:1568:1568))
        (PORT d[11] (1469:1469:1469) (1729:1729:1729))
        (PORT d[12] (1105:1105:1105) (1282:1282:1282))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (910:910:910))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (990:990:990) (1046:1046:1046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1991:1991:1991))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1991:1991:1991))
        (PORT d[1] (1710:1710:1710) (1991:1991:1991))
        (PORT d[2] (1710:1710:1710) (1991:1991:1991))
        (PORT d[3] (1485:1485:1485) (1730:1730:1730))
        (PORT d[4] (1710:1710:1710) (1991:1991:1991))
        (PORT d[5] (1729:1729:1729) (2018:2018:2018))
        (PORT d[6] (1729:1729:1729) (2018:2018:2018))
        (PORT d[7] (1729:1729:1729) (2018:2018:2018))
        (PORT d[8] (1729:1729:1729) (2018:2018:2018))
        (PORT d[9] (1729:1729:1729) (2018:2018:2018))
        (PORT d[10] (1729:1729:1729) (2018:2018:2018))
        (PORT d[11] (1729:1729:1729) (2018:2018:2018))
        (PORT d[12] (1729:1729:1729) (2018:2018:2018))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (962:962:962) (1095:1095:1095))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1519:1519:1519) (1787:1787:1787))
        (PORT d[1] (1107:1107:1107) (1315:1315:1315))
        (PORT d[2] (580:580:580) (684:684:684))
        (PORT d[3] (912:912:912) (1068:1068:1068))
        (PORT d[4] (808:808:808) (934:934:934))
        (PORT d[5] (798:798:798) (945:945:945))
        (PORT d[6] (1251:1251:1251) (1475:1475:1475))
        (PORT d[7] (1201:1201:1201) (1441:1441:1441))
        (PORT d[8] (763:763:763) (894:894:894))
        (PORT d[9] (1961:1961:1961) (2262:2262:2262))
        (PORT d[10] (1379:1379:1379) (1596:1596:1596))
        (PORT d[11] (1423:1423:1423) (1669:1669:1669))
        (PORT d[12] (953:953:953) (1110:1110:1110))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (686:686:686) (731:731:731))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT d[0] (1165:1165:1165) (1244:1244:1244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1565:1565:1565) (1834:1834:1834))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1834:1834:1834))
        (PORT d[1] (1563:1563:1563) (1834:1834:1834))
        (PORT d[2] (1563:1563:1563) (1834:1834:1834))
        (PORT d[3] (1702:1702:1702) (1991:1991:1991))
        (PORT d[4] (1563:1563:1563) (1834:1834:1834))
        (PORT d[5] (1884:1884:1884) (2186:2186:2186))
        (PORT d[6] (1884:1884:1884) (2186:2186:2186))
        (PORT d[7] (1884:1884:1884) (2186:2186:2186))
        (PORT d[8] (1884:1884:1884) (2186:2186:2186))
        (PORT d[9] (1884:1884:1884) (2186:2186:2186))
        (PORT d[10] (1884:1884:1884) (2186:2186:2186))
        (PORT d[11] (1884:1884:1884) (2186:2186:2186))
        (PORT d[12] (1884:1884:1884) (2186:2186:2186))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1589:1589:1589))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (493:493:493))
        (PORT datab (509:509:509) (600:600:600))
        (PORT datac (348:348:348) (404:404:404))
        (PORT datad (481:481:481) (535:535:535))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1485:1485:1485))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1513:1513:1513))
        (PORT d[1] (1087:1087:1087) (1286:1286:1286))
        (PORT d[2] (2191:2191:2191) (2567:2567:2567))
        (PORT d[3] (1791:1791:1791) (2093:2093:2093))
        (PORT d[4] (1326:1326:1326) (1569:1569:1569))
        (PORT d[5] (1618:1618:1618) (1933:1933:1933))
        (PORT d[6] (1330:1330:1330) (1572:1572:1572))
        (PORT d[7] (1778:1778:1778) (2101:2101:2101))
        (PORT d[8] (2188:2188:2188) (2506:2506:2506))
        (PORT d[9] (1914:1914:1914) (2255:2255:2255))
        (PORT d[10] (1976:1976:1976) (2300:2300:2300))
        (PORT d[11] (907:907:907) (1071:1071:1071))
        (PORT d[12] (2186:2186:2186) (2530:2530:2530))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1273:1273:1273))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (1504:1504:1504) (1654:1654:1654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (2053:2053:2053))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1768:1768:1768) (2053:2053:2053))
        (PORT d[1] (1768:1768:1768) (2053:2053:2053))
        (PORT d[2] (1768:1768:1768) (2053:2053:2053))
        (PORT d[3] (1740:1740:1740) (2020:2020:2020))
        (PORT d[4] (1768:1768:1768) (2053:2053:2053))
        (PORT d[5] (1822:1822:1822) (2130:2130:2130))
        (PORT d[6] (1822:1822:1822) (2130:2130:2130))
        (PORT d[7] (1822:1822:1822) (2130:2130:2130))
        (PORT d[8] (1822:1822:1822) (2130:2130:2130))
        (PORT d[9] (1822:1822:1822) (2130:2130:2130))
        (PORT d[10] (1822:1822:1822) (2130:2130:2130))
        (PORT d[11] (1822:1822:1822) (2130:2130:2130))
        (PORT d[12] (1822:1822:1822) (2130:2130:2130))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (494:494:494))
        (PORT datab (758:758:758) (880:880:880))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (521:521:521) (588:588:588))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (421:421:421) (523:523:523))
        (PORT datad (837:837:837) (958:958:958))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1425:1425:1425) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (690:690:690) (765:765:765))
        (PORT sload (967:967:967) (873:873:873))
        (PORT ena (873:873:873) (977:977:977))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r2\|ff_15\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1433:1433:1433) (1391:1391:1391))
        (PORT asdata (477:477:477) (519:519:519))
        (PORT ena (790:790:790) (868:868:868))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r6\|ff_15\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1208:1208:1208) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1145:1145:1145) (1295:1295:1295))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r4\|ff_15\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (235:235:235))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r4\|ff_15\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1188:1188:1188))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (818:818:818) (901:901:901))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r0\|ff_15\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1188:1188:1188))
        (PORT asdata (369:369:369) (410:410:410))
        (PORT ena (822:822:822) (911:911:911))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux1\|out\[15\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (475:475:475) (560:560:560))
        (PORT datad (543:543:543) (652:652:652))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux1\|out\[15\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (364:364:364))
        (PORT datab (561:561:561) (677:677:677))
        (PORT datac (373:373:373) (449:449:449))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r5\|ff_15\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (331:331:331) (384:384:384))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r5\|ff_15\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1439:1439:1439) (1397:1397:1397))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (753:753:753) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|r7\|ff_15\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (332:332:332) (386:386:386))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r7\|ff_15\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1394:1394:1394))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (792:792:792) (879:879:879))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r3\|ff_15\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1412:1412:1412))
        (PORT asdata (666:666:666) (743:743:743))
        (PORT ena (1119:1119:1119) (1232:1232:1232))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE reg_file\|r1\|ff_15\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1428:1428:1428) (1396:1396:1396))
        (PORT asdata (665:665:665) (743:743:743))
        (PORT ena (1296:1296:1296) (1453:1453:1453))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux1\|out\[15\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (629:629:629))
        (PORT datab (129:129:129) (176:176:176))
        (PORT datad (542:542:542) (645:645:645))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux1\|out\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (410:410:410))
        (PORT datab (788:788:788) (926:926:926))
        (PORT datac (455:455:455) (534:534:534))
        (PORT datad (478:478:478) (573:573:573))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|adder_in_b\[15\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (PORT datab (457:457:457) (537:537:537))
        (PORT datac (851:851:851) (986:986:986))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (1063:1063:1063))
        (PORT datab (552:552:552) (663:663:663))
        (PORT datac (101:101:101) (122:122:122))
        (PORT datad (798:798:798) (925:925:925))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pc\|PC_inc\[15\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|PC_inc\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1255:1255:1255) (1408:1408:1408))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pc\|pc_reg\|ff_15\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1212:1212:1212) (1192:1192:1192))
        (PORT asdata (390:390:390) (441:441:441))
        (PORT ena (1265:1265:1265) (1431:1431:1431))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE eab\|eabOut\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (140:140:140) (190:190:190))
        (PORT datad (521:521:521) (634:634:634))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (708:708:708))
        (PORT datab (337:337:337) (406:406:406))
        (PORT datac (175:175:175) (210:210:210))
        (PORT datad (660:660:660) (761:761:761))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (274:274:274))
        (PORT datab (208:208:208) (261:261:261))
        (PORT datac (623:623:623) (722:722:722))
        (PORT datad (516:516:516) (640:640:640))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (PORT datab (536:536:536) (635:635:635))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (180:180:180))
        (PORT datab (428:428:428) (525:525:525))
        (PORT datad (435:435:435) (529:529:529))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (665:665:665))
        (PORT datab (787:787:787) (925:925:925))
        (PORT datac (322:322:322) (386:386:386))
        (PORT datad (479:479:479) (574:574:574))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE reg_file\|mux0\|out\[15\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (537:537:537) (659:659:659))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (848:848:848))
        (PORT datab (548:548:548) (658:658:658))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alu\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (320:320:320) (366:366:366))
        (PORT datad (338:338:338) (386:386:386))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (847:847:847))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (530:530:530) (634:634:634))
        (PORT datad (297:297:297) (342:342:342))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (219:219:219))
        (PORT datab (534:534:534) (638:638:638))
        (PORT datac (464:464:464) (535:535:535))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT datac (689:689:689) (805:805:805))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|ff_15\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (477:477:477) (548:548:548))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_15\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (801:801:801) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (152:152:152))
        (PORT datab (142:142:142) (191:191:191))
        (PORT datac (255:255:255) (321:321:321))
        (PORT datad (181:181:181) (210:210:210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1423:1423:1423))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (186:186:186) (232:232:232))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (358:358:358))
        (PORT datab (276:276:276) (344:344:344))
        (PORT datac (425:425:425) (522:522:522))
        (PORT datad (401:401:401) (490:490:490))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ir\|register\|ff_13\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (492:492:492) (569:569:569))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ir\|register\|ff_13\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1453:1453:1453) (1410:1410:1410))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (801:801:801) (891:891:891))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|next_state\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (149:149:149))
        (PORT datab (107:107:107) (138:138:138))
        (PORT datac (130:130:130) (172:172:172))
        (PORT datad (98:98:98) (117:117:117))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|next_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1423:1423:1423))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (423:423:423) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|current_state\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (196:196:196) (247:247:247))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|current_state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1220:1220:1220) (1201:1201:1201))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|Equal8\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (280:280:280) (353:353:353))
        (PORT datad (170:170:170) (220:220:220))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMARM\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (500:500:500))
        (PORT datab (527:527:527) (633:633:633))
        (PORT datac (525:525:525) (629:629:629))
        (PORT datad (488:488:488) (583:583:583))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE FSM\|enaMARM\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (169:169:169) (197:197:197))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE FSM\|enaMARM)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (721:721:721) (674:674:674))
        (PORT ena (623:623:623) (678:678:678))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[15\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (127:127:127) (173:173:173))
        (PORT datad (202:202:202) (253:253:253))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2441:2441:2441))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (2112:2112:2112))
        (PORT d[1] (1644:1644:1644) (1963:1963:1963))
        (PORT d[2] (1958:1958:1958) (2294:2294:2294))
        (PORT d[3] (1967:1967:1967) (2295:2295:2295))
        (PORT d[4] (1181:1181:1181) (1402:1402:1402))
        (PORT d[5] (1076:1076:1076) (1284:1284:1284))
        (PORT d[6] (1282:1282:1282) (1532:1532:1532))
        (PORT d[7] (1207:1207:1207) (1424:1424:1424))
        (PORT d[8] (1300:1300:1300) (1537:1537:1537))
        (PORT d[9] (1081:1081:1081) (1278:1278:1278))
        (PORT d[10] (2291:2291:2291) (2655:2655:2655))
        (PORT d[11] (2058:2058:2058) (2436:2436:2436))
        (PORT d[12] (2363:2363:2363) (2736:2736:2736))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1026:1026:1026) (1145:1145:1145))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (1324:1324:1324) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1328:1328:1328))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1328:1328:1328))
        (PORT d[1] (1143:1143:1143) (1328:1328:1328))
        (PORT d[2] (1143:1143:1143) (1328:1328:1328))
        (PORT d[3] (1101:1101:1101) (1278:1278:1278))
        (PORT d[4] (1143:1143:1143) (1328:1328:1328))
        (PORT d[5] (1134:1134:1134) (1324:1324:1324))
        (PORT d[6] (1134:1134:1134) (1324:1324:1324))
        (PORT d[7] (1134:1134:1134) (1324:1324:1324))
        (PORT d[8] (1134:1134:1134) (1324:1324:1324))
        (PORT d[9] (1134:1134:1134) (1324:1324:1324))
        (PORT d[10] (1134:1134:1134) (1324:1324:1324))
        (PORT d[11] (1134:1134:1134) (1324:1324:1324))
        (PORT d[12] (1134:1134:1134) (1324:1324:1324))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2662:2662:2662))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (2311:2311:2311))
        (PORT d[1] (1589:1589:1589) (1890:1890:1890))
        (PORT d[2] (1823:1823:1823) (2135:2135:2135))
        (PORT d[3] (2118:2118:2118) (2471:2471:2471))
        (PORT d[4] (1728:1728:1728) (2035:2035:2035))
        (PORT d[5] (1243:1243:1243) (1474:1474:1474))
        (PORT d[6] (1088:1088:1088) (1306:1306:1306))
        (PORT d[7] (1186:1186:1186) (1402:1402:1402))
        (PORT d[8] (1272:1272:1272) (1517:1517:1517))
        (PORT d[9] (1259:1259:1259) (1483:1483:1483))
        (PORT d[10] (2126:2126:2126) (2467:2467:2467))
        (PORT d[11] (1866:1866:1866) (2192:2192:2192))
        (PORT d[12] (2377:2377:2377) (2767:2767:2767))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1208:1208:1208))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (1447:1447:1447) (1582:1582:1582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (949:949:949) (1106:1106:1106))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (947:947:947) (1106:1106:1106))
        (PORT d[1] (947:947:947) (1106:1106:1106))
        (PORT d[2] (947:947:947) (1106:1106:1106))
        (PORT d[3] (917:917:917) (1072:1072:1072))
        (PORT d[4] (947:947:947) (1106:1106:1106))
        (PORT d[5] (1130:1130:1130) (1311:1311:1311))
        (PORT d[6] (1130:1130:1130) (1311:1311:1311))
        (PORT d[7] (1130:1130:1130) (1311:1311:1311))
        (PORT d[8] (1130:1130:1130) (1311:1311:1311))
        (PORT d[9] (1130:1130:1130) (1311:1311:1311))
        (PORT d[10] (1130:1130:1130) (1311:1311:1311))
        (PORT d[11] (1130:1130:1130) (1311:1311:1311))
        (PORT d[12] (1130:1130:1130) (1311:1311:1311))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2403:2403:2403))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1482:1482:1482))
        (PORT datab (1551:1551:1551) (1815:1815:1815))
        (PORT datac (363:363:363) (420:420:420))
        (PORT datad (186:186:186) (218:218:218))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2678:2678:2678))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2322:2322:2322))
        (PORT d[1] (1589:1589:1589) (1886:1886:1886))
        (PORT d[2] (1812:1812:1812) (2119:2119:2119))
        (PORT d[3] (2119:2119:2119) (2472:2472:2472))
        (PORT d[4] (1349:1349:1349) (1596:1596:1596))
        (PORT d[5] (1098:1098:1098) (1313:1313:1313))
        (PORT d[6] (1260:1260:1260) (1504:1504:1504))
        (PORT d[7] (1342:1342:1342) (1574:1574:1574))
        (PORT d[8] (1292:1292:1292) (1533:1533:1533))
        (PORT d[9] (1287:1287:1287) (1525:1525:1525))
        (PORT d[10] (2144:2144:2144) (2489:2489:2489))
        (PORT d[11] (2075:2075:2075) (2454:2454:2454))
        (PORT d[12] (2368:2368:2368) (2738:2738:2738))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1063:1063:1063) (1174:1174:1174))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (1437:1437:1437) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1428:1428:1428))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1428:1428:1428))
        (PORT d[1] (1232:1232:1232) (1428:1428:1428))
        (PORT d[2] (1232:1232:1232) (1428:1428:1428))
        (PORT d[3] (1100:1100:1100) (1281:1281:1281))
        (PORT d[4] (1232:1232:1232) (1428:1428:1428))
        (PORT d[5] (1144:1144:1144) (1331:1331:1331))
        (PORT d[6] (1144:1144:1144) (1331:1331:1331))
        (PORT d[7] (1144:1144:1144) (1331:1331:1331))
        (PORT d[8] (1144:1144:1144) (1331:1331:1331))
        (PORT d[9] (1144:1144:1144) (1331:1331:1331))
        (PORT d[10] (1144:1144:1144) (1331:1331:1331))
        (PORT d[11] (1144:1144:1144) (1331:1331:1331))
        (PORT d[12] (1144:1144:1144) (1331:1331:1331))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (2275:2275:2275))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (2317:2317:2317))
        (PORT d[1] (1595:1595:1595) (1892:1892:1892))
        (PORT d[2] (1985:1985:1985) (2316:2316:2316))
        (PORT d[3] (1958:1958:1958) (2282:2282:2282))
        (PORT d[4] (1348:1348:1348) (1597:1597:1597))
        (PORT d[5] (1084:1084:1084) (1292:1292:1292))
        (PORT d[6] (1263:1263:1263) (1505:1505:1505))
        (PORT d[7] (1206:1206:1206) (1423:1423:1423))
        (PORT d[8] (1306:1306:1306) (1549:1549:1549))
        (PORT d[9] (1288:1288:1288) (1526:1526:1526))
        (PORT d[10] (2134:2134:2134) (2476:2476:2476))
        (PORT d[11] (2080:2080:2080) (2461:2461:2461))
        (PORT d[12] (2367:2367:2367) (2737:2737:2737))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1006:1006:1006) (1105:1105:1105))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (1422:1422:1422) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1302:1302:1302))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1302:1302:1302))
        (PORT d[1] (1121:1121:1121) (1302:1302:1302))
        (PORT d[2] (1121:1121:1121) (1302:1302:1302))
        (PORT d[3] (877:877:877) (1022:1022:1022))
        (PORT d[4] (1121:1121:1121) (1302:1302:1302))
        (PORT d[5] (1128:1128:1128) (1316:1316:1316))
        (PORT d[6] (1128:1128:1128) (1316:1316:1316))
        (PORT d[7] (1128:1128:1128) (1316:1316:1316))
        (PORT d[8] (1128:1128:1128) (1316:1316:1316))
        (PORT d[9] (1128:1128:1128) (1316:1316:1316))
        (PORT d[10] (1128:1128:1128) (1316:1316:1316))
        (PORT d[11] (1128:1128:1128) (1316:1316:1316))
        (PORT d[12] (1128:1128:1128) (1316:1316:1316))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (1548:1548:1548) (1812:1812:1812))
        (PORT datac (351:351:351) (407:407:407))
        (PORT datad (353:353:353) (405:405:405))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1315:1315:1315))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1828:1828:1828))
        (PORT d[1] (1380:1380:1380) (1647:1647:1647))
        (PORT d[2] (1689:1689:1689) (1991:1991:1991))
        (PORT d[3] (1541:1541:1541) (1790:1790:1790))
        (PORT d[4] (1603:1603:1603) (1901:1901:1901))
        (PORT d[5] (1082:1082:1082) (1292:1292:1292))
        (PORT d[6] (1400:1400:1400) (1659:1659:1659))
        (PORT d[7] (1563:1563:1563) (1840:1840:1840))
        (PORT d[8] (1675:1675:1675) (1979:1979:1979))
        (PORT d[9] (1523:1523:1523) (1770:1770:1770))
        (PORT d[10] (1486:1486:1486) (1724:1724:1724))
        (PORT d[11] (1569:1569:1569) (1852:1852:1852))
        (PORT d[12] (2262:2262:2262) (2632:2632:2632))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1231:1231:1231))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (PORT d[0] (1541:1541:1541) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1619:1619:1619))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1619:1619:1619))
        (PORT d[1] (1380:1380:1380) (1619:1619:1619))
        (PORT d[2] (1380:1380:1380) (1619:1619:1619))
        (PORT d[3] (1332:1332:1332) (1552:1552:1552))
        (PORT d[4] (1380:1380:1380) (1619:1619:1619))
        (PORT d[5] (1376:1376:1376) (1614:1614:1614))
        (PORT d[6] (1376:1376:1376) (1614:1614:1614))
        (PORT d[7] (1376:1376:1376) (1614:1614:1614))
        (PORT d[8] (1376:1376:1376) (1614:1614:1614))
        (PORT d[9] (1376:1376:1376) (1614:1614:1614))
        (PORT d[10] (1376:1376:1376) (1614:1614:1614))
        (PORT d[11] (1376:1376:1376) (1614:1614:1614))
        (PORT d[12] (1376:1376:1376) (1614:1614:1614))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (700:700:700) (817:817:817))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1748:1748:1748) (2066:2066:2066))
        (PORT d[1] (1653:1653:1653) (1946:1946:1946))
        (PORT d[2] (1262:1262:1262) (1475:1475:1475))
        (PORT d[3] (1514:1514:1514) (1767:1767:1767))
        (PORT d[4] (1136:1136:1136) (1348:1348:1348))
        (PORT d[5] (1055:1055:1055) (1258:1258:1258))
        (PORT d[6] (1113:1113:1113) (1329:1329:1329))
        (PORT d[7] (1391:1391:1391) (1641:1641:1641))
        (PORT d[8] (1461:1461:1461) (1687:1687:1687))
        (PORT d[9] (977:977:977) (1147:1147:1147))
        (PORT d[10] (1342:1342:1342) (1563:1563:1563))
        (PORT d[11] (849:849:849) (994:994:994))
        (PORT d[12] (2262:2262:2262) (2636:2636:2636))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (1107:1107:1107))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT d[0] (1357:1357:1357) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1777:1777:1777))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1777:1777:1777))
        (PORT d[1] (1523:1523:1523) (1777:1777:1777))
        (PORT d[2] (1523:1523:1523) (1777:1777:1777))
        (PORT d[3] (1494:1494:1494) (1749:1749:1749))
        (PORT d[4] (1523:1523:1523) (1777:1777:1777))
        (PORT d[5] (1406:1406:1406) (1648:1648:1648))
        (PORT d[6] (1406:1406:1406) (1648:1648:1648))
        (PORT d[7] (1406:1406:1406) (1648:1648:1648))
        (PORT d[8] (1406:1406:1406) (1648:1648:1648))
        (PORT d[9] (1406:1406:1406) (1648:1648:1648))
        (PORT d[10] (1406:1406:1406) (1648:1648:1648))
        (PORT d[11] (1406:1406:1406) (1648:1648:1648))
        (PORT d[12] (1406:1406:1406) (1648:1648:1648))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (2277:2277:2277))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2360:2360:2360))
        (PORT d[1] (1437:1437:1437) (1723:1723:1723))
        (PORT d[2] (1448:1448:1448) (1704:1704:1704))
        (PORT d[3] (1623:1623:1623) (1908:1908:1908))
        (PORT d[4] (1572:1572:1572) (1868:1868:1868))
        (PORT d[5] (1592:1592:1592) (1894:1894:1894))
        (PORT d[6] (1089:1089:1089) (1305:1305:1305))
        (PORT d[7] (1225:1225:1225) (1454:1454:1454))
        (PORT d[8] (1483:1483:1483) (1746:1746:1746))
        (PORT d[9] (1279:1279:1279) (1512:1512:1512))
        (PORT d[10] (1772:1772:1772) (2065:2065:2065))
        (PORT d[11] (1701:1701:1701) (2009:2009:2009))
        (PORT d[12] (2175:2175:2175) (2538:2538:2538))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1324:1324:1324))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT d[0] (1620:1620:1620) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1318:1318:1318))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1318:1318:1318))
        (PORT d[1] (1137:1137:1137) (1318:1318:1318))
        (PORT d[2] (1137:1137:1137) (1318:1318:1318))
        (PORT d[3] (1098:1098:1098) (1269:1269:1269))
        (PORT d[4] (1137:1137:1137) (1318:1318:1318))
        (PORT d[5] (1119:1119:1119) (1301:1301:1301))
        (PORT d[6] (1119:1119:1119) (1301:1301:1301))
        (PORT d[7] (1119:1119:1119) (1301:1301:1301))
        (PORT d[8] (1119:1119:1119) (1301:1301:1301))
        (PORT d[9] (1119:1119:1119) (1301:1301:1301))
        (PORT d[10] (1119:1119:1119) (1301:1301:1301))
        (PORT d[11] (1119:1119:1119) (1301:1301:1301))
        (PORT d[12] (1119:1119:1119) (1301:1301:1301))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (2070:2070:2070))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2557:2557:2557))
        (PORT d[1] (1607:1607:1607) (1915:1915:1915))
        (PORT d[2] (1628:1628:1628) (1908:1908:1908))
        (PORT d[3] (1608:1608:1608) (1882:1882:1882))
        (PORT d[4] (1390:1390:1390) (1658:1658:1658))
        (PORT d[5] (1352:1352:1352) (1625:1625:1625))
        (PORT d[6] (1458:1458:1458) (1728:1728:1728))
        (PORT d[7] (1217:1217:1217) (1442:1442:1442))
        (PORT d[8] (1675:1675:1675) (1971:1971:1971))
        (PORT d[9] (1275:1275:1275) (1503:1503:1503))
        (PORT d[10] (1945:1945:1945) (2264:2264:2264))
        (PORT d[11] (1530:1530:1530) (1820:1820:1820))
        (PORT d[12] (2166:2166:2166) (2520:2520:2520))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1330:1330:1330))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT d[0] (1657:1657:1657) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (2059:2059:2059))
        (PORT clk (440:440:440) (449:449:449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1760:1760:1760) (2059:2059:2059))
        (PORT d[1] (1760:1760:1760) (2059:2059:2059))
        (PORT d[2] (1760:1760:1760) (2059:2059:2059))
        (PORT d[3] (1710:1710:1710) (1999:1999:1999))
        (PORT d[4] (1760:1760:1760) (2059:2059:2059))
        (PORT d[5] (1949:1949:1949) (2280:2280:2280))
        (PORT d[6] (1949:1949:1949) (2280:2280:2280))
        (PORT d[7] (1949:1949:1949) (2280:2280:2280))
        (PORT d[8] (1949:1949:1949) (2280:2280:2280))
        (PORT d[9] (1949:1949:1949) (2280:2280:2280))
        (PORT d[10] (1949:1949:1949) (2280:2280:2280))
        (PORT d[11] (1949:1949:1949) (2280:2280:2280))
        (PORT d[12] (1949:1949:1949) (2280:2280:2280))
        (PORT clk (437:437:437) (448:448:448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1548:1548:1548))
        (PORT datab (1122:1122:1122) (1326:1326:1326))
        (PORT datac (335:335:335) (376:376:376))
        (PORT datad (514:514:514) (587:587:587))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|two_port_ram_inst\|altsyncram_component\|auto_generated\|mux4\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (428:428:428))
        (PORT datab (1112:1112:1112) (1310:1310:1310))
        (PORT datac (548:548:548) (631:631:631))
        (PORT datad (484:484:484) (533:533:533))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE memory\|MDR_reg\|Q\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (932:932:932))
        (PORT datab (790:790:790) (922:922:922))
        (PORT datad (772:772:772) (877:877:877))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE memory\|MDR_reg\|Q\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1214:1214:1214) (1194:1194:1194))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (279:279:279) (298:298:298))
        (PORT sload (903:903:903) (802:802:802))
        (PORT ena (1081:1081:1081) (1211:1211:1211))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (751:751:751))
        (PORT datab (554:554:554) (666:666:666))
        (PORT datac (297:297:297) (349:349:349))
        (PORT datad (295:295:295) (341:341:341))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (771:771:771))
        (PORT datab (302:302:302) (353:353:353))
        (PORT datac (299:299:299) (351:351:351))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (629:629:629))
        (PORT datab (952:952:952) (1104:1104:1104))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE tsb\|Bus\[0\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (633:633:633))
        (PORT datab (619:619:619) (715:715:715))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (741:741:741) (861:861:861))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
)
