#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Nov 20 16:51:56 2017
# Process ID: 9400
# Current directory: C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21076 C:\Users\Jesse\Desktop\CSE320-Project-Files\teamproject\teamproject.xpr
# Log file: C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/vivado.log
# Journal file: C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Jesse/Desktop/cse320 team project git/CSE320-Project-Files/teamproject' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.ip_user_files', nor could it be found using path 'C:/Users/Jesse/Desktop/cse320 team project git/CSE320-Project-Files/teamproject/teamproject.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Segment_LED_Interface.sv w ]
add_files C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Segment_LED_Interface.sv
close [ open C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Address_Creator.sv w ]
add_files C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Address_Creator.sv
close [ open C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Timer.sv w ]
add_files C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Timer.sv
close [ open C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Syncronizer.v w ]
add_files C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Syncronizer.v
close [ open C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Controller.sv w ]
add_files C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/new/Controller.sv
update_compile_order -fileset sources_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_0 -dir c:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Depth_A {62500} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
export_ip_user_files -of_objects [get_files c:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
[Mon Nov 20 17:18:54 2017] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.runs/blk_mem_gen_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 1081.734 ; gain = 0.000
INFO: [Vivado 12-4357] Exporting simulation files for 'blk_mem_gen_0'... please wait for 'blk_mem_gen_0_synth_1' run to finish...
wait_on_run blk_mem_gen_0_synth_1
[Mon Nov 20 17:18:54 2017] Waiting for blk_mem_gen_0_synth_1 to finish...
[Mon Nov 20 17:18:59 2017] Waiting for blk_mem_gen_0_synth_1 to finish...
[Mon Nov 20 17:19:05 2017] Waiting for blk_mem_gen_0_synth_1 to finish...
[Mon Nov 20 17:19:10 2017] Waiting for blk_mem_gen_0_synth_1 to finish...
[Mon Nov 20 17:19:20 2017] Waiting for blk_mem_gen_0_synth_1 to finish...
[Mon Nov 20 17:19:30 2017] Waiting for blk_mem_gen_0_synth_1 to finish...
[Mon Nov 20 17:19:40 2017] Waiting for blk_mem_gen_0_synth_1 to finish...
[Mon Nov 20 17:19:50 2017] Waiting for blk_mem_gen_0_synth_1 to finish...

*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 362.891 ; gain = 81.633
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [c:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 570.535 ; gain = 289.277
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 570.535 ; gain = 289.277
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 732.406 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:44 . Memory (MB): peak = 732.406 ; gain = 451.148
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:44 . Memory (MB): peak = 732.406 ; gain = 451.148
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:44 . Memory (MB): peak = 732.406 ; gain = 451.148
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:03 ; elapsed = 00:01:45 . Memory (MB): peak = 732.406 ; gain = 451.148
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:45 . Memory (MB): peak = 732.406 ; gain = 451.148
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:53 . Memory (MB): peak = 732.406 ; gain = 451.148
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:53 . Memory (MB): peak = 732.406 ; gain = 451.148
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:01:53 . Memory (MB): peak = 732.406 ; gain = 451.148
Finished IO Insertion : Time (s): cpu = 00:01:12 ; elapsed = 00:01:53 . Memory (MB): peak = 732.406 ; gain = 451.148
Finished Renaming Generated Instances : Time (s): cpu = 00:01:12 ; elapsed = 00:01:53 . Memory (MB): peak = 732.406 ; gain = 451.148
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:12 ; elapsed = 00:01:53 . Memory (MB): peak = 732.406 ; gain = 451.148
Finished Renaming Generated Ports : Time (s): cpu = 00:01:12 ; elapsed = 00:01:53 . Memory (MB): peak = 732.406 ; gain = 451.148
Finished Handling Custom Attributes : Time (s): cpu = 00:01:12 ; elapsed = 00:01:53 . Memory (MB): peak = 732.406 ; gain = 451.148
Finished Renaming Generated Nets : Time (s): cpu = 00:01:12 ; elapsed = 00:01:53 . Memory (MB): peak = 732.406 ; gain = 451.148

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT3       |     7|
|2     |LUT4       |     9|
|3     |LUT5       |    32|
|4     |LUT6       |    38|
|5     |MUXF7      |     9|
|6     |RAMB18E1   |     1|
|7     |RAMB36E1   |    15|
|8     |RAMB36E1_1 |     7|
|9     |RAMB36E1_2 |     7|
|10    |FDRE       |    10|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:12 ; elapsed = 00:01:53 . Memory (MB): peak = 732.406 ; gain = 451.148
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:55 . Memory (MB): peak = 732.406 ; gain = 453.777
[Mon Nov 20 17:19:55 2017] blk_mem_gen_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:00 . Memory (MB): peak = 1081.734 ; gain = 0.000
export_simulation -of_objects [get_files c:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.ip_user_files -ipstatic_source_dir C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.cache/compile_simlib/modelsim} {questa=C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.cache/compile_simlib/questa} {riviera=C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.cache/compile_simlib/riviera} {activehdl=C:/Users/Jesse/Desktop/CSE320-Project-Files/teamproject/teamproject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 17:20:52 2017...
