<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › intel › ixgbevf › defines.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>defines.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>

<span class="cm">  Intel 82599 Virtual Function driver</span>
<span class="cm">  Copyright(c) 1999 - 2012 Intel Corporation.</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Contact Information:</span>
<span class="cm">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<span class="cm">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>

<span class="cm">*******************************************************************************/</span>

<span class="cp">#ifndef _IXGBEVF_DEFINES_H_</span>
<span class="cp">#define _IXGBEVF_DEFINES_H_</span>

<span class="cm">/* Device IDs */</span>
<span class="cp">#define IXGBE_DEV_ID_82599_VF           0x10ED</span>
<span class="cp">#define IXGBE_DEV_ID_X540_VF            0x1515</span>

<span class="cp">#define IXGBE_VF_IRQ_CLEAR_MASK         7</span>
<span class="cp">#define IXGBE_VF_MAX_TX_QUEUES          1</span>
<span class="cp">#define IXGBE_VF_MAX_RX_QUEUES          1</span>

<span class="cm">/* Link speed */</span>
<span class="k">typedef</span> <span class="n">u32</span> <span class="n">ixgbe_link_speed</span><span class="p">;</span>
<span class="cp">#define IXGBE_LINK_SPEED_1GB_FULL       0x0020</span>
<span class="cp">#define IXGBE_LINK_SPEED_10GB_FULL      0x0080</span>
<span class="cp">#define IXGBE_LINK_SPEED_100_FULL	0x0008</span>

<span class="cp">#define IXGBE_CTRL_RST              0x04000000 </span><span class="cm">/* Reset (SW) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDCTL_ENABLE         0x02000000 </span><span class="cm">/* Enable specific Rx Queue */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXDCTL_ENABLE         0x02000000 </span><span class="cm">/* Enable specific Tx Queue */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LINKS_UP              0x40000000</span>
<span class="cp">#define IXGBE_LINKS_SPEED_82599     0x30000000</span>
<span class="cp">#define IXGBE_LINKS_SPEED_10G_82599 0x30000000</span>
<span class="cp">#define IXGBE_LINKS_SPEED_1G_82599  0x20000000</span>
<span class="cp">#define IXGBE_LINKS_SPEED_100_82599 0x10000000</span>

<span class="cm">/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</span>
<span class="cp">#define IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE  8</span>
<span class="cp">#define IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE  8</span>
<span class="cp">#define IXGBE_REQ_TX_BUFFER_GRANULARITY   1024</span>

<span class="cm">/* Interrupt Vector Allocation Registers */</span>
<span class="cp">#define IXGBE_IVAR_ALLOC_VAL    0x80 </span><span class="cm">/* Interrupt Allocation valid */</span><span class="cp"></span>

<span class="cp">#define IXGBE_VF_INIT_TIMEOUT   200 </span><span class="cm">/* Number of retries to clear RSTI */</span><span class="cp"></span>

<span class="cm">/* Receive Config masks */</span>
<span class="cp">#define IXGBE_RXCTRL_RXEN       0x00000001  </span><span class="cm">/* Enable Receiver */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXCTRL_DMBYPS     0x00000002  </span><span class="cm">/* Descriptor Monitor Bypass */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDCTL_ENABLE     0x02000000  </span><span class="cm">/* Enable specific Rx Queue */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDCTL_VME        0x40000000  </span><span class="cm">/* VLAN mode enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDCTL_RLPMLMASK  0x00003FFF  </span><span class="cm">/* Only supported on the X540 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDCTL_RLPML_EN   0x00008000</span>

<span class="cm">/* DCA Control */</span>
<span class="cp">#define IXGBE_DCA_TXCTRL_TX_WB_RO_EN (1 &lt;&lt; 11) </span><span class="cm">/* Tx Desc writeback RO bit */</span><span class="cp"></span>

<span class="cm">/* PSRTYPE bit definitions */</span>
<span class="cp">#define IXGBE_PSRTYPE_TCPHDR    0x00000010</span>
<span class="cp">#define IXGBE_PSRTYPE_UDPHDR    0x00000020</span>
<span class="cp">#define IXGBE_PSRTYPE_IPV4HDR   0x00000100</span>
<span class="cp">#define IXGBE_PSRTYPE_IPV6HDR   0x00000200</span>
<span class="cp">#define IXGBE_PSRTYPE_L2HDR     0x00001000</span>

<span class="cm">/* SRRCTL bit definitions */</span>
<span class="cp">#define IXGBE_SRRCTL_BSIZEPKT_SHIFT     10     </span><span class="cm">/* so many KBs */</span><span class="cp"></span>
<span class="cp">#define IXGBE_SRRCTL_RDMTS_SHIFT        22</span>
<span class="cp">#define IXGBE_SRRCTL_RDMTS_MASK         0x01C00000</span>
<span class="cp">#define IXGBE_SRRCTL_DROP_EN            0x10000000</span>
<span class="cp">#define IXGBE_SRRCTL_BSIZEPKT_MASK      0x0000007F</span>
<span class="cp">#define IXGBE_SRRCTL_BSIZEHDR_MASK      0x00003F00</span>
<span class="cp">#define IXGBE_SRRCTL_DESCTYPE_LEGACY    0x00000000</span>
<span class="cp">#define IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF 0x02000000</span>
<span class="cp">#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT  0x04000000</span>
<span class="cp">#define IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 0x08000000</span>
<span class="cp">#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 0x0A000000</span>
<span class="cp">#define IXGBE_SRRCTL_DESCTYPE_MASK      0x0E000000</span>

<span class="cm">/* Receive Descriptor bit definitions */</span>
<span class="cp">#define IXGBE_RXD_STAT_DD         0x01    </span><span class="cm">/* Descriptor Done */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_EOP        0x02    </span><span class="cm">/* End of Packet */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_FLM        0x04    </span><span class="cm">/* FDir Match */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_VP         0x08    </span><span class="cm">/* IEEE VLAN Packet */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_NEXTP_MASK   0x000FFFF0 </span><span class="cm">/* Next Descriptor Index */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_NEXTP_SHIFT  0x00000004</span>
<span class="cp">#define IXGBE_RXD_STAT_UDPCS      0x10    </span><span class="cm">/* UDP xsum calculated */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_L4CS       0x20    </span><span class="cm">/* L4 xsum calculated */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_IPCS       0x40    </span><span class="cm">/* IP xsum calculated */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_PIF        0x80    </span><span class="cm">/* passed in-exact filter */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_CRCV       0x100   </span><span class="cm">/* Speculative CRC Valid */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_VEXT       0x200   </span><span class="cm">/* 1st VLAN found */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_UDPV       0x400   </span><span class="cm">/* Valid UDP checksum */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_DYNINT     0x800   </span><span class="cm">/* Pkt caused INT via DYNINT */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_TS         0x10000 </span><span class="cm">/* Time Stamp */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_SECP       0x20000 </span><span class="cm">/* Security Processing */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_LB         0x40000 </span><span class="cm">/* Loopback Status */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_ACK        0x8000  </span><span class="cm">/* ACK Packet indication */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_CE          0x01    </span><span class="cm">/* CRC Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_LE          0x02    </span><span class="cm">/* Length Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_PE          0x08    </span><span class="cm">/* Packet Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_OSE         0x10    </span><span class="cm">/* Oversize Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_USE         0x20    </span><span class="cm">/* Undersize Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_TCPE        0x40    </span><span class="cm">/* TCP/UDP Checksum Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_IPE         0x80    </span><span class="cm">/* IP Checksum Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_MASK     0xFFF00000 </span><span class="cm">/* RDESC.ERRORS mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_SHIFT    20         </span><span class="cm">/* RDESC.ERRORS shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_HBO      0x00800000 </span><span class="cm">/*Header Buffer Overflow */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_CE       0x01000000 </span><span class="cm">/* CRC Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_LE       0x02000000 </span><span class="cm">/* Length Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_PE       0x08000000 </span><span class="cm">/* Packet Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_OSE      0x10000000 </span><span class="cm">/* Oversize Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_USE      0x20000000 </span><span class="cm">/* Undersize Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_TCPE     0x40000000 </span><span class="cm">/* TCP/UDP Checksum Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_IPE      0x80000000 </span><span class="cm">/* IP Checksum Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_VLAN_ID_MASK    0x0FFF  </span><span class="cm">/* VLAN ID is in lower 12 bits */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_PRI_MASK        0xE000  </span><span class="cm">/* Priority is in upper 3 bits */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_PRI_SHIFT       13</span>
<span class="cp">#define IXGBE_RXD_CFI_MASK        0x1000  </span><span class="cm">/* CFI is bit 12 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_CFI_SHIFT       12</span>

<span class="cp">#define IXGBE_RXDADV_STAT_DD            IXGBE_RXD_STAT_DD  </span><span class="cm">/* Done */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_EOP           IXGBE_RXD_STAT_EOP </span><span class="cm">/* End of Packet */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FLM           IXGBE_RXD_STAT_FLM </span><span class="cm">/* FDir Match */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_VP            IXGBE_RXD_STAT_VP  </span><span class="cm">/* IEEE VLAN Pkt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_MASK          0x000FFFFF </span><span class="cm">/* Stat/NEXTP: bit 0-19 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FCEOFS        0x00000040 </span><span class="cm">/* FCoE EOF/SOF Stat */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FCSTAT        0x00000030 </span><span class="cm">/* FCoE Pkt Stat */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FCSTAT_NOMTCH 0x00000000 </span><span class="cm">/* 00: No Ctxt Match */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FCSTAT_NODDP  0x00000010 </span><span class="cm">/* 01: Ctxt w/o DDP */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FCSTAT_FCPRSP 0x00000020 </span><span class="cm">/* 10: Recv. FCP_RSP */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FCSTAT_DDP    0x00000030 </span><span class="cm">/* 11: Ctxt w/ DDP */</span><span class="cp"></span>

<span class="cp">#define IXGBE_RXDADV_RSSTYPE_MASK       0x0000000F</span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_MASK       0x0000FFF0</span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_MASK_EX    0x0001FFF0</span>
<span class="cp">#define IXGBE_RXDADV_HDRBUFLEN_MASK     0x00007FE0</span>
<span class="cp">#define IXGBE_RXDADV_RSCCNT_MASK        0x001E0000</span>
<span class="cp">#define IXGBE_RXDADV_RSCCNT_SHIFT       17</span>
<span class="cp">#define IXGBE_RXDADV_HDRBUFLEN_SHIFT    5</span>
<span class="cp">#define IXGBE_RXDADV_SPLITHEADER_EN     0x00001000</span>
<span class="cp">#define IXGBE_RXDADV_SPH                0x8000</span>

<span class="cp">#define IXGBE_RXD_ERR_FRAME_ERR_MASK ( \</span>
<span class="cp">				      IXGBE_RXD_ERR_CE |  \</span>
<span class="cp">				      IXGBE_RXD_ERR_LE |  \</span>
<span class="cp">				      IXGBE_RXD_ERR_PE |  \</span>
<span class="cp">				      IXGBE_RXD_ERR_OSE | \</span>
<span class="cp">				      IXGBE_RXD_ERR_USE)</span>

<span class="cp">#define IXGBE_RXDADV_ERR_FRAME_ERR_MASK ( \</span>
<span class="cp">					 IXGBE_RXDADV_ERR_CE |  \</span>
<span class="cp">					 IXGBE_RXDADV_ERR_LE |  \</span>
<span class="cp">					 IXGBE_RXDADV_ERR_PE |  \</span>
<span class="cp">					 IXGBE_RXDADV_ERR_OSE | \</span>
<span class="cp">					 IXGBE_RXDADV_ERR_USE)</span>

<span class="cp">#define IXGBE_TXD_POPTS_IXSM 0x01       </span><span class="cm">/* Insert IP checksum */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_POPTS_TXSM 0x02       </span><span class="cm">/* Insert TCP/UDP checksum */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_CMD_EOP    0x01000000 </span><span class="cm">/* End of Packet */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_CMD_IFCS   0x02000000 </span><span class="cm">/* Insert FCS (Ethernet CRC) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_CMD_IC     0x04000000 </span><span class="cm">/* Insert Checksum */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_CMD_RS     0x08000000 </span><span class="cm">/* Report Status */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_CMD_DEXT   0x20000000 </span><span class="cm">/* Descriptor extension (0 = legacy) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_CMD_VLE    0x40000000 </span><span class="cm">/* Add VLAN tag */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_STAT_DD    0x00000001 </span><span class="cm">/* Descriptor Done */</span><span class="cp"></span>

<span class="cm">/* Transmit Descriptor - Advanced */</span>
<span class="k">union</span> <span class="n">ixgbe_adv_tx_desc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">__le64</span> <span class="n">buffer_addr</span><span class="p">;</span>      <span class="cm">/* Address of descriptor&#39;s data buf */</span>
		<span class="n">__le32</span> <span class="n">cmd_type_len</span><span class="p">;</span>
		<span class="n">__le32</span> <span class="n">olinfo_status</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">read</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">__le64</span> <span class="n">rsvd</span><span class="p">;</span>       <span class="cm">/* Reserved */</span>
		<span class="n">__le32</span> <span class="n">nxtseq_seed</span><span class="p">;</span>
		<span class="n">__le32</span> <span class="n">status</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">wb</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Receive Descriptor - Advanced */</span>
<span class="k">union</span> <span class="n">ixgbe_adv_rx_desc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">__le64</span> <span class="n">pkt_addr</span><span class="p">;</span> <span class="cm">/* Packet buffer address */</span>
		<span class="n">__le64</span> <span class="n">hdr_addr</span><span class="p">;</span> <span class="cm">/* Header buffer address */</span>
	<span class="p">}</span> <span class="n">read</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="k">union</span> <span class="p">{</span>
				<span class="n">__le32</span> <span class="n">data</span><span class="p">;</span>
				<span class="k">struct</span> <span class="p">{</span>
					<span class="n">__le16</span> <span class="n">pkt_info</span><span class="p">;</span> <span class="cm">/* RSS, Pkt type */</span>
					<span class="n">__le16</span> <span class="n">hdr_info</span><span class="p">;</span> <span class="cm">/* Splithdr, hdrlen */</span>
				<span class="p">}</span> <span class="n">hs_rss</span><span class="p">;</span>
			<span class="p">}</span> <span class="n">lo_dword</span><span class="p">;</span>
			<span class="k">union</span> <span class="p">{</span>
				<span class="n">__le32</span> <span class="n">rss</span><span class="p">;</span> <span class="cm">/* RSS Hash */</span>
				<span class="k">struct</span> <span class="p">{</span>
					<span class="n">__le16</span> <span class="n">ip_id</span><span class="p">;</span> <span class="cm">/* IP id */</span>
					<span class="n">__le16</span> <span class="n">csum</span><span class="p">;</span> <span class="cm">/* Packet Checksum */</span>
				<span class="p">}</span> <span class="n">csum_ip</span><span class="p">;</span>
			<span class="p">}</span> <span class="n">hi_dword</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">lower</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">__le32</span> <span class="n">status_error</span><span class="p">;</span> <span class="cm">/* ext status/error */</span>
			<span class="n">__le16</span> <span class="n">length</span><span class="p">;</span> <span class="cm">/* Packet length */</span>
			<span class="n">__le16</span> <span class="n">vlan</span><span class="p">;</span> <span class="cm">/* VLAN tag */</span>
		<span class="p">}</span> <span class="n">upper</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">wb</span><span class="p">;</span>  <span class="cm">/* writeback */</span>
<span class="p">};</span>

<span class="cm">/* Context descriptors */</span>
<span class="k">struct</span> <span class="n">ixgbe_adv_tx_context_desc</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">vlan_macip_lens</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">seqnum_seed</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">type_tucmd_mlhl</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">mss_l4len_idx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Adv Transmit Descriptor Config Masks */</span>
<span class="cp">#define IXGBE_ADVTXD_DTYP_MASK  0x00F00000 </span><span class="cm">/* DTYP mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DTYP_CTXT  0x00200000 </span><span class="cm">/* Advanced Context Desc */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DTYP_DATA  0x00300000 </span><span class="cm">/* Advanced Data Descriptor */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DCMD_EOP   IXGBE_TXD_CMD_EOP  </span><span class="cm">/* End of Packet */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DCMD_IFCS  IXGBE_TXD_CMD_IFCS </span><span class="cm">/* Insert FCS */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DCMD_RS    IXGBE_TXD_CMD_RS   </span><span class="cm">/* Report Status */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DCMD_DEXT  IXGBE_TXD_CMD_DEXT </span><span class="cm">/* Desc ext (1=Adv) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DCMD_VLE   IXGBE_TXD_CMD_VLE  </span><span class="cm">/* VLAN pkt enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DCMD_TSE   0x80000000 </span><span class="cm">/* TCP Seg enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_STAT_DD    IXGBE_TXD_STAT_DD  </span><span class="cm">/* Descriptor Done */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_TUCMD_IPV4      0x00000400  </span><span class="cm">/* IP Packet Type: 1=IPv4 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_TUCMD_IPV6      0x00000000  </span><span class="cm">/* IP Packet Type: 0=IPv6 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_TUCMD_L4T_UDP   0x00000000  </span><span class="cm">/* L4 Packet TYPE of UDP */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_TUCMD_L4T_TCP   0x00000800  </span><span class="cm">/* L4 Packet TYPE of TCP */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_TUCMD_L4T_SCTP  0x00001000  </span><span class="cm">/* L4 Packet TYPE of SCTP */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_IDX_SHIFT  4 </span><span class="cm">/* Adv desc Index shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_POPTS_SHIFT      8  </span><span class="cm">/* Adv desc POPTS shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_POPTS_IXSM (IXGBE_TXD_POPTS_IXSM &lt;&lt; \</span>
<span class="cp">				 IXGBE_ADVTXD_POPTS_SHIFT)</span>
<span class="cp">#define IXGBE_ADVTXD_POPTS_TXSM (IXGBE_TXD_POPTS_TXSM &lt;&lt; \</span>
<span class="cp">				 IXGBE_ADVTXD_POPTS_SHIFT)</span>
<span class="cp">#define IXGBE_ADVTXD_PAYLEN_SHIFT    14 </span><span class="cm">/* Adv desc PAYLEN shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_MACLEN_SHIFT    9  </span><span class="cm">/* Adv ctxt desc mac len shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_VLAN_SHIFT      16  </span><span class="cm">/* Adv ctxt vlan tag shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_L4LEN_SHIFT     8  </span><span class="cm">/* Adv ctxt L4LEN shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_MSS_SHIFT       16  </span><span class="cm">/* Adv ctxt MSS shift */</span><span class="cp"></span>

<span class="cm">/* Interrupt register bitmasks */</span>

<span class="cm">/* Extended Interrupt Cause Read */</span>
<span class="cp">#define IXGBE_EICR_RTX_QUEUE    0x0000FFFF </span><span class="cm">/* RTx Queue Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_MAILBOX      0x00080000 </span><span class="cm">/* VF to PF Mailbox Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_OTHER        0x80000000 </span><span class="cm">/* Interrupt Cause Active */</span><span class="cp"></span>

<span class="cm">/* Extended Interrupt Cause Set */</span>
<span class="cp">#define IXGBE_EICS_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE </span><span class="cm">/* RTx Queue Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_MAILBOX      IXGBE_EICR_MAILBOX   </span><span class="cm">/* VF to PF Mailbox Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_OTHER        IXGBE_EICR_OTHER     </span><span class="cm">/* INT Cause Active */</span><span class="cp"></span>

<span class="cm">/* Extended Interrupt Mask Set */</span>
<span class="cp">#define IXGBE_EIMS_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE </span><span class="cm">/* RTx Queue Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_MAILBOX      IXGBE_EICR_MAILBOX   </span><span class="cm">/* VF to PF Mailbox Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_OTHER        IXGBE_EICR_OTHER     </span><span class="cm">/* INT Cause Active */</span><span class="cp"></span>

<span class="cm">/* Extended Interrupt Mask Clear */</span>
<span class="cp">#define IXGBE_EIMC_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE </span><span class="cm">/* RTx Queue Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_MAILBOX      IXGBE_EICR_MAILBOX   </span><span class="cm">/* VF to PF Mailbox Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_OTHER        IXGBE_EICR_OTHER     </span><span class="cm">/* INT Cause Active */</span><span class="cp"></span>

<span class="cp">#define IXGBE_EIMS_ENABLE_MASK ( \</span>
<span class="cp">				IXGBE_EIMS_RTX_QUEUE       | \</span>
<span class="cp">				IXGBE_EIMS_MAILBOX         | \</span>
<span class="cp">				IXGBE_EIMS_OTHER)</span>

<span class="cp">#define IXGBE_EITR_CNT_WDIS     0x80000000</span>

<span class="cm">/* Error Codes */</span>
<span class="cp">#define IXGBE_ERR_INVALID_MAC_ADDR              -1</span>
<span class="cp">#define IXGBE_ERR_RESET_FAILED                  -2</span>

<span class="cp">#endif </span><span class="cm">/* _IXGBEVF_DEFINES_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
