

================================================================
== Synthesis Summary Report of 'nms'
================================================================
+ General Information: 
    * Date:           Tue Mar 26 11:43:39 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        cluster_nms_impl
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+-------------+-----+
    |              Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |          |          |           |             |     |
    |              & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |     FF    |     LUT     | URAM|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+-------------+-----+
    |+ nms                              |     -|  0.00|        -|          -|         -|        -|     -|        no|  38 (13%)|  27 (12%)|  8709 (8%)|  19329 (36%)|    -|
    | + nms_Pipeline_2                  |     -|  0.78|     4952|  4.952e+04|         -|     4952|     -|        no|         -|         -|   15 (~0%)|     55 (~0%)|    -|
    |  o Loop 1                         |     -|  7.30|     4950|  4.950e+04|         1|        1|  4950|       yes|         -|         -|          -|            -|    -|
    | o VITIS_LOOP_25_2                 |     -|  7.30|        -|          -|         -|        -|     -|        no|         -|         -|          -|            -|    -|
    |  o VITIS_LOOP_27_3                |     -|  7.30|        -|          -|         -|        -|     -|        no|         -|         -|          -|            -|    -|
    |   + nms_Pipeline_VITIS_LOOP_37_4  |     -|  0.09|        -|          -|         -|        -|     -|        no|         -|         -|  692 (~0%)|     983 (1%)|    -|
    |    o VITIS_LOOP_37_4              |    II|  7.30|        -|          -|         5|        4|     -|       yes|         -|         -|          -|            -|    -|
    | o VITIS_LOOP_63_6                 |     -|  7.30|    15939|  1.594e+05|       161|        -|    99|        no|         -|         -|          -|            -|    -|
    |  + nms_Pipeline_VITIS_LOOP_65_7   |     -|  0.04|      143|  1.430e+03|         -|      143|     -|        no|   1 (~0%)|   19 (8%)|  2985 (2%)|    4266 (8%)|    -|
    |   o VITIS_LOOP_65_7               |     -|  7.30|      141|  1.410e+03|        44|        1|    99|       yes|         -|         -|          -|            -|    -|
    | o VITIS_LOOP_85_8                 |     -|  7.30|    88506|  8.851e+05|       894|        -|    99|        no|         -|         -|          -|            -|    -|
    |  o VITIS_LOOP_89_9                |     -|  7.30|      882|  8.820e+03|         9|        -|    98|        no|         -|         -|          -|            -|    -|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+----------+----------+-----------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem  | 1 -> 8     | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
| m_axi_gmem0 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | bboxes_1  | 0x10   | 32    | W      | Data signal of bboxes            |                                                                      |
| s_axi_control | bboxes_2  | 0x14   | 32    | W      | Data signal of bboxes            |                                                                      |
| s_axi_control | scores_1  | 0x1c   | 32    | W      | Data signal of scores            |                                                                      |
| s_axi_control | scores_2  | 0x20   | 32    | W      | Data signal of scores            |                                                                      |
| s_axi_control | threshold | 0x28   | 32    | W      | Data signal of threshold         |                                                                      |
| s_axi_control | indices_1 | 0x30   | 32    | W      | Data signal of indices           |                                                                      |
| s_axi_control | indices_2 | 0x34   | 32    | W      | Data signal of indices           |                                                                      |
+---------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+-------------+
| Argument  | Direction | Datatype    |
+-----------+-----------+-------------+
| bboxes    | in        | float*      |
| scores    | in        | float*      |
| threshold | in        | float       |
| indices   | out       | ap_uint<1>* |
+-----------+-----------+-------------+

* SW-to-HW Mapping
+-----------+---------------+-----------+----------+-------------------------------------+
| Argument  | HW Interface  | HW Type   | HW Usage | HW Info                             |
+-----------+---------------+-----------+----------+-------------------------------------+
| bboxes    | m_axi_gmem0   | interface |          |                                     |
| bboxes    | s_axi_control | register  | offset   | name=bboxes_1 offset=0x10 range=32  |
| bboxes    | s_axi_control | register  | offset   | name=bboxes_2 offset=0x14 range=32  |
| scores    | m_axi_gmem1   | interface |          |                                     |
| scores    | s_axi_control | register  | offset   | name=scores_1 offset=0x1c range=32  |
| scores    | s_axi_control | register  | offset   | name=scores_2 offset=0x20 range=32  |
| threshold | s_axi_control | register  |          | name=threshold offset=0x28 range=32 |
| indices   | m_axi_gmem    | interface |          |                                     |
| indices   | s_axi_control | register  | offset   | name=indices_1 offset=0x30 range=32 |
| indices   | s_axi_control | register  | offset   | name=indices_2 offset=0x34 range=32 |
+-----------+---------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem0  | read      | 400    | 32    |
| m_axi_gmem1  | read      | 100    | 32    |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                         | Direction | Burst Status | Length | Loop            | Loop Location                           | Resolution | Problem                                                                                                 |
+--------------+----------+-----------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | indices  | cluster_nms_impl/src/nms_impl.cpp:94:39 | write     | Fail         |        | VITIS_LOOP_85_8 | cluster_nms_impl/src/nms_impl.cpp:85:22 | 214-229    | Could not analyze pattern                                                                               |
| m_axi_gmem0  | bboxes   | cluster_nms_impl/src/nms_impl.cpp:15:22 | read      | Widen Fail   |        |                 |                                         | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | bboxes   | cluster_nms_impl/src/nms_impl.cpp:15:22 | read      | Inferred     | 400    |                 |                                         |            |                                                                                                         |
| m_axi_gmem0  | bboxes   | cluster_nms_impl/src/nms_impl.cpp:16:29 | read      | Widen Fail   |        |                 |                                         | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | bboxes   | cluster_nms_impl/src/nms_impl.cpp:16:29 | read      | Inferred     | 400    |                 |                                         |            |                                                                                                         |
| m_axi_gmem0  | bboxes   | cluster_nms_impl/src/nms_impl.cpp:17:29 | read      | Widen Fail   |        |                 |                                         | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | bboxes   | cluster_nms_impl/src/nms_impl.cpp:17:29 | read      | Inferred     | 400    |                 |                                         |            |                                                                                                         |
| m_axi_gmem0  | bboxes   | cluster_nms_impl/src/nms_impl.cpp:18:29 | read      | Widen Fail   |        |                 |                                         | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem0  | bboxes   | cluster_nms_impl/src/nms_impl.cpp:18:29 | read      | Inferred     | 400    |                 |                                         |            |                                                                                                         |
| m_axi_gmem1  | scores   | cluster_nms_impl/src/nms_impl.cpp:19:32 | read      | Widen Fail   |        |                 |                                         | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem1  | scores   | cluster_nms_impl/src/nms_impl.cpp:19:32 | read      | Inferred     | 100    |                 |                                         |            |                                                                                                         |
+--------------+----------+-----------------------------------------+-----------+--------------+--------+-----------------+-----------------------------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+----------------+------+-----------+---------+
| Name                                     | DSP | Pragma | Variable       | Op   | Impl      | Latency |
+------------------------------------------+-----+--------+----------------+------+-----------+---------+
| + nms                                    | 27  |        |                |      |           |         |
|   add_ln27_fu_8499_p2                    |     |        | add_ln27       | add  | fabric    | 0       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U60 | 2   |        | sub1           | fsub | fulldsp   | 4       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U60 | 2   |        | add1           | fsub | fulldsp   | 4       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U61 | 2   |        | sub2           | fsub | fulldsp   | 4       |
|   faddfsub_32ns_32ns_32_5_full_dsp_1_U61 | 2   |        | add2           | fsub | fulldsp   | 4       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U62      | 3   |        | mul1           | fmul | maxdsp    | 3       |
|   add_ln63_fu_8573_p2                    |     |        | add_ln63       | add  | fabric    | 0       |
|   add_ln84_fu_8649_p2                    |     |        | add_ln84       | add  | fabric    | 0       |
|   add_ln88_fu_8676_p2                    |     |        | add_ln88       | add  | fabric    | 0       |
|   mac_muladd_7ns_7ns_7ns_13_4_1_U64      | 1   |        | mul_ln91       | mul  | dsp_slice | 3       |
|   mac_muladd_7ns_7ns_7ns_13_4_1_U64      | 1   |        | add_ln91       | add  | dsp_slice | 3       |
|   sub_ln91_fu_8744_p2                    |     |        | sub_ln91       | sub  | fabric    | 0       |
|   add_ln89_fu_8702_p2                    |     |        | add_ln89       | add  | fabric    | 0       |
|   add_ln94_fu_8951_p2                    |     |        | add_ln94       | add  | fabric    | 0       |
|   add_ln85_fu_8728_p2                    |     |        | add_ln85       | add  | fabric    | 0       |
|  + nms_Pipeline_2                        | 0   |        |                |      |           |         |
|    empty_35_fu_58_p2                     |     |        | empty_35       | add  | fabric    | 0       |
|  + nms_Pipeline_VITIS_LOOP_37_4          | 0   |        |                |      |           |         |
|    preIndex_fu_379_p2                    |     |        | preIndex       | sub  | fabric    | 0       |
|    add_ln46_fu_406_p2                    |     |        | add_ln46       | add  | fabric    | 0       |
|  + nms_Pipeline_VITIS_LOOP_65_7          | 19  |        |                |      |           |         |
|    add_ln65_fu_425_p2                    |     |        | add_ln65       | add  | fabric    | 0       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U18    | 2   |        | sub            | fsub | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U22    | 2   |        | xdiff          | fadd | fulldsp   | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U19    | 2   |        | sub3           | fsub | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U23    | 2   |        | ydiff          | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U27     | 3   |        | insection_area | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U20    | 2   |        | add            | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U21    | 2   |        | add3           | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U24    | 2   |        | add4           | fadd | fulldsp   | 4       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U25    | 2   |        | union_area     | fsub | fulldsp   | 4       |
|    fdiv_32ns_32ns_32_16_no_dsp_1_U28     |     |        | div            | fdiv | fabric    | 15      |
|    add_ln80_1_fu_448_p2                  |     |        | add_ln80_1     | add  | fabric    | 0       |
+------------------------------------------+-----+--------+----------------+------+-----------+---------+


================================================================
== Storage Report
================================================================
+---------------------------------+---------------+-----------+------+------+--------+-------------------+------+---------+------------------+
| Name                            | Usage         | Type      | BRAM | URAM | Pragma | Variable          | Impl | Latency | Bitwidth, Depth, |
|                                 |               |           |      |      |        |                   |      |         | Banks            |
+---------------------------------+---------------+-----------+------+------+--------+-------------------+------+---------+------------------+
| + nms                           |               |           | 38   | 0    |        |                   |      |         |                  |
|   control_s_axi_U               | interface     | s_axilite |      |      |        |                   |      |         |                  |
|   gmem_m_axi_U                  | interface     | m_axi     | 2    |      |        |                   |      |         |                  |
|   gmem0_m_axi_U                 | interface     | m_axi     | 4    |      |        |                   |      |         |                  |
|   gmem1_m_axi_U                 | interface     | m_axi     | 4    |      |        |                   |      |         |                  |
|   bboxes_info_x1_U              | ram_s2p array |           | 2    |      |        | bboxes_info_x1    | auto | 1       | 32, 100, 1       |
|   bboxes_info_y1_U              | ram_s2p array |           | 2    |      |        | bboxes_info_y1    | auto | 1       | 32, 100, 1       |
|   bboxes_info_x2_U              | ram_s2p array |           | 2    |      |        | bboxes_info_x2    | auto | 1       | 32, 100, 1       |
|   bboxes_info_y2_U              | ram_s2p array |           | 2    |      |        | bboxes_info_y2    | auto | 1       | 32, 100, 1       |
|   bboxes_info_score_U           | rom_np array  |           | 2    |      |        | bboxes_info_score | auto | 1       | 32, 100, 1       |
|   bboxes_info_index_U           | ram_1p array  |           |      |      |        | bboxes_info_index | auto | 1       | 7, 100, 1        |
|   iou_matrix_U                  | ram_1p array  |           | 16   |      |        | iou_matrix        | auto | 1       | 32, 4950, 1      |
|   map_arr_U                     | rom_1p        |           | 1    |      |        | map_arr           | auto | 1       | 13, 99, 1        |
|  + nms_Pipeline_VITIS_LOOP_65_7 |               |           | 1    | 0    |        |                   |      |         |                  |
|    map_arr_U                    | rom_1p        |           | 1    |      |        | map_arr           | auto | 1       | 13, 99, 1        |
+---------------------------------+---------------+-----------+------+------+--------+-------------------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+------------------------------------------------------------+-------------------------------------------------------+
| Type      | Options                                                    | Location                                              |
+-----------+------------------------------------------------------------+-------------------------------------------------------+
| interface | mode=m_axi bundle=gmem depth=100 port=indices offset=slave | cluster_nms_impl/src/nms_impl.cpp:6 in nms, indices   |
| interface | mode=m_axi bundle=gmem1 depth=100 port=scores offset=slave | cluster_nms_impl/src/nms_impl.cpp:7 in nms, scores    |
| interface | mode=m_axi bundle=gmem0 depth=400 port=bboxes offset=slave | cluster_nms_impl/src/nms_impl.cpp:8 in nms, bboxes    |
| interface | s_axilite port=threshold                                   | cluster_nms_impl/src/nms_impl.cpp:9 in nms, threshold |
| interface | s_axilite port=return                                      | cluster_nms_impl/src/nms_impl.cpp:10 in nms, return   |
| unroll    |                                                            | cluster_nms_impl/src/nms_impl.cpp:14 in nms           |
| unroll    |                                                            | cluster_nms_impl/src/nms_impl.cpp:29 in nms           |
| unroll    |                                                            | cluster_nms_impl/src/nms_impl.cpp:60 in nms           |
| pipeline  | ii = 1                                                     | cluster_nms_impl/src/nms_impl.cpp:66 in nms           |
| pipeline  | ii = 1                                                     | cluster_nms_impl/src/nms_impl.cpp:87 in nms           |
+-----------+------------------------------------------------------------+-------------------------------------------------------+


