3033
~M 0 "" 0 $root
~A 1 "" 0 $root
~M 1 "./../src/FA.v" 1 FA
~A 1 "./../src/FA.v" 1 FA
~M 1 "./../src/CLA_4bit-gate.v" 1 cla
~A 1 "./../src/CLA_4bit-gate.v" 1 cla
~M 1 "./../src/CLA_4bit-behav.v" 1 cla_behav
~A 1 "./../src/CLA_4bit-behav.v" 1 cla_behav
~M 3 "./../src/TestBench/cla_behav_TB.v" 22 cla_behav_tb
~A 1 "./../src/TestBench/cla_behav_TB.v" 22 cla_behav_tb
~M 3 "./../src/TestBench/cla_TB.v" 22 cla_tb
~A 1 "./../src/TestBench/cla_TB.v" 22 cla_tb
~M 1 "./../src/CLA_4bit-behav.v" 1 four_bit_CLA_adder
~A 1 "./../src/CLA_4bit-behav.v" 1 four_bit_CLA_adder
~M 3 "./../src/CLA_4bit-behav.v" 1 four_bit_LAC
~A 1 "./../src/CLA_4bit-behav.v" 1 four_bit_LAC
~M 1 "./../src/CLA_4bit-behav.v" 1 four_bit_LAC_adder
~A 1 "./../src/CLA_4bit-behav.v" 1 four_bit_LAC_adder
~M 3 "./../src/TestBench/four_bit_LAC_adder_TB.v" 22 four_bit_LAC_adder_tb
~A 1 "./../src/TestBench/four_bit_LAC_adder_TB.v" 22 four_bit_LAC_adder_tb
~M 1 "./../src/CLA_4bit-behav.v" 39 full_adder
~A 1 "./../src/CLA_4bit-behav.v" 39 full_adder
~M 1 "./../src/CLA_4bit-behav.v" 14 full_adder_4bit
~A 1 "./../src/CLA_4bit-behav.v" 14 full_adder_4bit
~M 1 "./../src/CLA_4bit-behav.v" 52 half_adder
~A 1 "./../src/CLA_4bit-behav.v" 52 half_adder
~M 1 "./../src/CLA_4bit-behav.v" 14 nbit_full_adder
~A 1 "./../src/CLA_4bit-behav.v" 14 nbit_full_adder
~M 3 "./../src/CLA_4bit.v" 1 rca
~A 1 "./../src/CLA_4bit.v" 1 rca
