<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ShiftRegisterRAM_Wrapper_generic.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ShiftRegisterRAM_Wrapper_generic.v" target="rtwreport_document_frame" id="linkToText_plain">ShiftRegisterRAM_Wrapper_generic.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: hdl_prj2\hdlsrc\HDL_pfc_gold_fi_og\ShiftRegisterRAM_Wrapper_generic.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2025-05-12 20:29:20</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Module: ShiftRegisterRAM_Wrapper_generic</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// Source Path: HDL_pfc_gold_fi_og/simscape_system/FET_CTRL/ShiftRegisterRAM_Wrapper_generic</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// Hierarchy Level: 4</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// Model version: 1.239</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">// </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a>
</span><span><a class="LN" name="20">   20   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="21">   21   </a>
</span><span><a class="LN" name="22">   22   </a><span class="KW">module</span> ShiftRegisterRAM_Wrapper_generic
</span><span><a class="LN" name="23">   23   </a>          (clk,
</span><span><a class="LN" name="24">   24   </a>           reset,
</span><span><a class="LN" name="25">   25   </a>           enb,
</span><span><a class="LN" name="26">   26   </a>           enb_1_1_1,
</span><span><a class="LN" name="27">   27   </a>           wr_din,
</span><span><a class="LN" name="28">   28   </a>           wr_addr,
</span><span><a class="LN" name="29">   29   </a>           wr_en,
</span><span><a class="LN" name="30">   30   </a>           rd_addr,
</span><span><a class="LN" name="31">   31   </a>           dout);
</span><span><a class="LN" name="32">   32   </a>
</span><span><a class="LN" name="33">   33   </a>  <span class="KW">parameter</span> integer AddrWidth  = 1;
</span><span><a class="LN" name="34">   34   </a>  <span class="KW">parameter</span> integer DataWidth  = 1;
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" name="37">   37   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" name="38">   38   </a>  <span class="KW">input</span>   enb;
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">input</span>   enb_1_1_1;
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">input</span>   <span class="KW">signed</span> [DataWidth - 1:0] wr_din;  <span class="CT">// parameterized width</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">input</span>   [AddrWidth - 1:0] wr_addr;  <span class="CT">// parameterized width</span>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">input</span>   wr_en;  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">input</span>   [AddrWidth - 1:0] rd_addr;  <span class="CT">// parameterized width</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">output</span>  <span class="KW">signed</span> [DataWidth - 1:0] dout;  <span class="CT">// parameterized width</span>
</span><span><a class="LN" name="45">   45   </a>
</span><span><a class="LN" name="46">   46   </a>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">wire</span> const_one;
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">reg</span>  filwait;
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">reg</span>  enb_1_1_1_delay1;
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">wire</span> not_en1_delay1;
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">wire</span> filmode;
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">reg</span>  filreg;
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">wire</span> notfilreg;
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">wire</span> ram_is_fastest_rate;
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">reg</span>  enb_1_1_1_delay2;
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">reg</span>  enb_1_1_1_delay3;
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">wire</span> not_en1_delay3;
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">wire</span> not_en1;
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">wire</span> not_en1_delay2;
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">wire</span> not_en0;
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">wire</span> ram_is_down2;
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">wire</span> bypass1_and;
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">wire</span> ram_is_down3;
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [DataWidth - 1:0] wr_din_last_value;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [DataWidth - 1:0] wr_din_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">reg</span> [AddrWidth - 1:0] wr_addr_last_value;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">wire</span> [AddrWidth - 1:0] wr_addr_1;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">reg</span>  wr_en_last_value;  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">wire</span> wr_en_1;  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">reg</span> [AddrWidth - 1:0] rd_addr_last_value;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">wire</span> [AddrWidth - 1:0] rd_addr_1;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [DataWidth - 1:0] dout_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">wire</span> ram_is_down4;
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [DataWidth - 1:0] dout_last_value;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [DataWidth - 1:0] dout_bypass_1;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">reg</span> <span class="KW">signed</span> [DataWidth - 1:0] dout_bypass_last_value;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">wire</span> <span class="KW">signed</span> [DataWidth - 1:0] dout_bypass_bypass;  <span class="CT">// sfix18_En8</span>
</span><span><a class="LN" name="78">   78   </a>
</span><span><a class="LN" name="79">   79   </a>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">assign</span> const_one = 1;
</span><span><a class="LN" name="81">   81   </a>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="83">   83   </a>    <span class="KW">begin</span> : fil_wait
</span><span><a class="LN" name="84">   84   </a>      <span class="KW">if</span> (reset) <span class="KW">begin</span>
</span><span><a class="LN" name="85">   85   </a>        filwait &lt;= 0;
</span><span><a class="LN" name="86">   86   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="87">   87   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="88">   88   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="89">   89   </a>          filwait &lt;= const_one;
</span><span><a class="LN" name="90">   90   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="91">   91   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="92">   92   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="93">   93   </a>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="95">   95   </a>    <span class="KW">begin</span> : ram_enb_delay1
</span><span><a class="LN" name="96">   96   </a>      <span class="KW">if</span> (reset) <span class="KW">begin</span>
</span><span><a class="LN" name="97">   97   </a>        enb_1_1_1_delay1 &lt;= 1'b1;
</span><span><a class="LN" name="98">   98   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="99">   99   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="100">  100   </a>        enb_1_1_1_delay1 &lt;= enb_1_1_1;
</span><span><a class="LN" name="101">  101   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="102">  102   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="103">  103   </a>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">assign</span> not_en1_delay1 = !enb_1_1_1_delay1;
</span><span><a class="LN" name="105">  105   </a>
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">assign</span> filmode = filwait &amp;&amp; (not_en1_delay1 &amp;&amp; enb_1_1_1 &amp;&amp; enb);
</span><span><a class="LN" name="107">  107   </a>
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="109">  109   </a>    <span class="KW">begin</span> : fil_hold
</span><span><a class="LN" name="110">  110   </a>      <span class="KW">if</span> (reset) <span class="KW">begin</span>
</span><span><a class="LN" name="111">  111   </a>        filreg &lt;= 0;
</span><span><a class="LN" name="112">  112   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="113">  113   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="114">  114   </a>        <span class="KW">if</span> (filmode) <span class="KW">begin</span>
</span><span><a class="LN" name="115">  115   </a>          filreg &lt;= const_one;
</span><span><a class="LN" name="116">  116   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="117">  117   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="118">  118   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="119">  119   </a>
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">assign</span> notfilreg = !filreg;
</span><span><a class="LN" name="121">  121   </a>
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">assign</span> ram_is_fastest_rate = enb_1_1_1 &amp;&amp; enb &amp;&amp; notfilreg;
</span><span><a class="LN" name="123">  123   </a>
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="125">  125   </a>    <span class="KW">begin</span> : ram_enb_delay2
</span><span><a class="LN" name="126">  126   </a>      <span class="KW">if</span> (reset) <span class="KW">begin</span>
</span><span><a class="LN" name="127">  127   </a>        enb_1_1_1_delay2 &lt;= 1'b1;
</span><span><a class="LN" name="128">  128   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="129">  129   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="130">  130   </a>        enb_1_1_1_delay2 &lt;= enb_1_1_1_delay1;
</span><span><a class="LN" name="131">  131   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="132">  132   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="133">  133   </a>
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="135">  135   </a>    <span class="KW">begin</span> : ram_enb_delay3
</span><span><a class="LN" name="136">  136   </a>      <span class="KW">if</span> (reset) <span class="KW">begin</span>
</span><span><a class="LN" name="137">  137   </a>        enb_1_1_1_delay3 &lt;= 1'b1;
</span><span><a class="LN" name="138">  138   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="139">  139   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="140">  140   </a>        enb_1_1_1_delay3 &lt;= enb_1_1_1_delay2;
</span><span><a class="LN" name="141">  141   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="142">  142   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="143">  143   </a>
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">assign</span> not_en1_delay3 = !enb_1_1_1_delay3;
</span><span><a class="LN" name="145">  145   </a>
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">assign</span> not_en1 = !enb_1_1_1;
</span><span><a class="LN" name="147">  147   </a>
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">assign</span> not_en1_delay2 = !enb_1_1_1_delay2;
</span><span><a class="LN" name="149">  149   </a>
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">assign</span> not_en0 = !enb;
</span><span><a class="LN" name="151">  151   </a>
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">assign</span> ram_is_down2 = (enb_1_1_1 &amp;&amp; not_en1_delay1 &amp;&amp; enb_1_1_1_delay2 &amp;&amp; not_en1_delay3) || (not_en1 &amp;&amp; enb_1_1_1_delay1 &amp;&amp; not_en1_delay2 &amp;&amp; enb_1_1_1_delay3) || (not_en1 &amp;&amp; enb_1_1_1_delay1 &amp;&amp; enb_1_1_1_delay2 &amp;&amp; enb_1_1_1_delay3 &amp;&amp; enb) || (enb_1_1_1 &amp;&amp; not_en1_delay1 &amp;&amp; enb_1_1_1_delay2 &amp;&amp; enb_1_1_1_delay3 &amp;&amp; not_en0);
</span><span><a class="LN" name="153">  153   </a>
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">assign</span> bypass1_and = ram_is_down2 &amp;&amp; enb_1_1_1;
</span><span><a class="LN" name="155">  155   </a>
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">assign</span> ram_is_down3 = (enb_1_1_1 &amp;&amp; not_en1_delay1 &amp;&amp; not_en1_delay2 &amp;&amp; enb_1_1_1_delay3) || (not_en1 &amp;&amp; enb_1_1_1_delay1 &amp;&amp; not_en1_delay2 &amp;&amp; not_en1_delay3) || (not_en1 &amp;&amp; not_en1_delay1 &amp;&amp; enb_1_1_1_delay2 &amp;&amp; not_en1_delay3) || (not_en1 &amp;&amp; not_en1_delay1 &amp;&amp; enb_1_1_1_delay2 &amp;&amp; enb_1_1_1_delay3 &amp;&amp; enb);
</span><span><a class="LN" name="157">  157   </a>
</span><span><a class="LN" name="158">  158   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="159">  159   </a>    <span class="KW">begin</span> : wr_din_bypass
</span><span><a class="LN" name="160">  160   </a>      <span class="KW">if</span> (reset) <span class="KW">begin</span>
</span><span><a class="LN" name="161">  161   </a>        wr_din_last_value &lt;= 0;
</span><span><a class="LN" name="162">  162   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="163">  163   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="164">  164   </a>        <span class="KW">if</span> (enb_1_1_1) <span class="KW">begin</span>
</span><span><a class="LN" name="165">  165   </a>          wr_din_last_value &lt;= wr_din;
</span><span><a class="LN" name="166">  166   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="167">  167   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="168">  168   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="169">  169   </a>
</span><span><a class="LN" name="170">  170   </a>  <span class="KW">assign</span> wr_din_1 = (ram_is_fastest_rate == 1 ? wr_din : wr_din_last_value);
</span><span><a class="LN" name="171">  171   </a>
</span><span><a class="LN" name="172">  172   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="173">  173   </a>    <span class="KW">begin</span> : wr_addr_bypass
</span><span><a class="LN" name="174">  174   </a>      <span class="KW">if</span> (reset) <span class="KW">begin</span>
</span><span><a class="LN" name="175">  175   </a>        wr_addr_last_value &lt;= 0;
</span><span><a class="LN" name="176">  176   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="177">  177   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="178">  178   </a>        <span class="KW">if</span> (enb_1_1_1) <span class="KW">begin</span>
</span><span><a class="LN" name="179">  179   </a>          wr_addr_last_value &lt;= wr_addr;
</span><span><a class="LN" name="180">  180   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="181">  181   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="182">  182   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="183">  183   </a>
</span><span><a class="LN" name="184">  184   </a>  <span class="KW">assign</span> wr_addr_1 = (ram_is_fastest_rate == 1 ? wr_addr : wr_addr_last_value);
</span><span><a class="LN" name="185">  185   </a>
</span><span><a class="LN" name="186">  186   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="187">  187   </a>    <span class="KW">begin</span> : wr_en_bypass
</span><span><a class="LN" name="188">  188   </a>      <span class="KW">if</span> (reset) <span class="KW">begin</span>
</span><span><a class="LN" name="189">  189   </a>        wr_en_last_value &lt;= 0;
</span><span><a class="LN" name="190">  190   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="191">  191   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="192">  192   </a>        <span class="KW">if</span> (enb_1_1_1) <span class="KW">begin</span>
</span><span><a class="LN" name="193">  193   </a>          wr_en_last_value &lt;= wr_en;
</span><span><a class="LN" name="194">  194   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="195">  195   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="196">  196   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="197">  197   </a>
</span><span><a class="LN" name="198">  198   </a>  <span class="KW">assign</span> wr_en_1 = (ram_is_fastest_rate == 1 ? wr_en : wr_en_last_value);
</span><span><a class="LN" name="199">  199   </a>
</span><span><a class="LN" name="200">  200   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="201">  201   </a>    <span class="KW">begin</span> : rd_addr_bypass
</span><span><a class="LN" name="202">  202   </a>      <span class="KW">if</span> (reset) <span class="KW">begin</span>
</span><span><a class="LN" name="203">  203   </a>        rd_addr_last_value &lt;= 0;
</span><span><a class="LN" name="204">  204   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="205">  205   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="206">  206   </a>        <span class="KW">if</span> (enb_1_1_1) <span class="KW">begin</span>
</span><span><a class="LN" name="207">  207   </a>          rd_addr_last_value &lt;= rd_addr;
</span><span><a class="LN" name="208">  208   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="209">  209   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="210">  210   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="211">  211   </a>
</span><span><a class="LN" name="212">  212   </a>  <span class="KW">assign</span> rd_addr_1 = (ram_is_fastest_rate == 1 ? rd_addr : rd_addr_last_value);
</span><span><a class="LN" name="213">  213   </a>
</span><span><a class="LN" name="214">  214   </a>  SimpleDualPortRAM_generic #(.AddrWidth(AddrWidth),
</span><span><a class="LN" name="215">  215   </a>                              .DataWidth(DataWidth)
</span><span><a class="LN" name="216">  216   </a>                              )
</span><span><a class="LN" name="217">  217   </a>                            u_SimpleDualPortRAM_generic (.clk(clk),
</span><span><a class="LN" name="218">  218   </a>                                                         .wr_din(wr_din_1),
</span><span><a class="LN" name="219">  219   </a>                                                         .wr_addr(wr_addr_1),
</span><span><a class="LN" name="220">  220   </a>                                                         .wr_en(wr_en_1),  <span class="CT">// ufix1</span>
</span><span><a class="LN" name="221">  221   </a>                                                         .rd_addr(rd_addr_1),
</span><span><a class="LN" name="222">  222   </a>                                                         .dout(dout_1)
</span><span><a class="LN" name="223">  223   </a>                                                         );
</span><span><a class="LN" name="224">  224   </a>
</span><span><a class="LN" name="225">  225   </a>  <span class="KW">assign</span> ram_is_down4 = (enb_1_1_1 &amp;&amp; not_en1_delay1 &amp;&amp; not_en1_delay2 &amp;&amp; not_en1_delay3) || (not_en1 &amp;&amp; enb_1_1_1_delay1 &amp;&amp; not_en1_delay2 &amp;&amp; not_en1_delay3) || (not_en1 &amp;&amp; not_en1_delay1 &amp;&amp; enb_1_1_1_delay2 &amp;&amp; not_en1_delay3) || (not_en1 &amp;&amp; not_en1_delay1 &amp;&amp; not_en1_delay2 &amp;&amp; enb_1_1_1_delay3) || !(enb_1_1_1 || enb_1_1_1_delay1 || enb_1_1_1_delay2 || enb_1_1_1_delay3) || (not_en1 &amp;&amp; not_en1_delay1 &amp;&amp; enb_1_1_1_delay2 &amp;&amp; enb_1_1_1_delay3 &amp;&amp; not_en0);
</span><span><a class="LN" name="226">  226   </a>
</span><span><a class="LN" name="227">  227   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="228">  228   </a>    <span class="KW">begin</span> : dout_bypass
</span><span><a class="LN" name="229">  229   </a>      <span class="KW">if</span> (reset) <span class="KW">begin</span>
</span><span><a class="LN" name="230">  230   </a>        dout_last_value &lt;= 0;
</span><span><a class="LN" name="231">  231   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="232">  232   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="233">  233   </a>        <span class="KW">if</span> (bypass1_and || (ram_is_down4 &amp;&amp; enb_1_1_1_delay2) || (enb_1_1_1 &amp;&amp; enb_1_1_1_delay1 &amp;&amp; enb_1_1_1_delay2 &amp;&amp; enb_1_1_1_delay3)) <span class="KW">begin</span>
</span><span><a class="LN" name="234">  234   </a>          dout_last_value &lt;= dout_1;
</span><span><a class="LN" name="235">  235   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="236">  236   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="237">  237   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="238">  238   </a>
</span><span><a class="LN" name="239">  239   </a>  <span class="KW">assign</span> dout_bypass_1 = ((ram_is_fastest_rate || bypass1_and || ram_is_down3) &amp;&amp; notfilreg == 1 ? dout_1 : dout_last_value);
</span><span><a class="LN" name="240">  240   </a>
</span><span><a class="LN" name="241">  241   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="242">  242   </a>    <span class="KW">begin</span> : dout_bypass_2
</span><span><a class="LN" name="243">  243   </a>      <span class="KW">if</span> (reset) <span class="KW">begin</span>
</span><span><a class="LN" name="244">  244   </a>        dout_bypass_last_value &lt;= 0;
</span><span><a class="LN" name="245">  245   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="246">  246   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="247">  247   </a>        <span class="KW">if</span> (enb) <span class="KW">begin</span>
</span><span><a class="LN" name="248">  248   </a>          dout_bypass_last_value &lt;= dout_bypass_1;
</span><span><a class="LN" name="249">  249   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="250">  250   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="251">  251   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="252">  252   </a>
</span><span><a class="LN" name="253">  253   </a>  <span class="KW">assign</span> dout_bypass_bypass = (ram_is_fastest_rate || ram_is_down2 || filreg == 1 ? dout_bypass_1 : dout_bypass_last_value);
</span><span><a class="LN" name="254">  254   </a>
</span><span><a class="LN" name="255">  255   </a>  <span class="KW">assign</span> dout = dout_bypass_bypass;
</span><span><a class="LN" name="256">  256   </a>
</span><span><a class="LN" name="257">  257   </a><span class="KW">endmodule</span>  <span class="CT">// ShiftRegisterRAM_Wrapper_generic</span>
</span><span><a class="LN" name="258">  258   </a>
</span><span><a class="LN" name="259">  259   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>