// Precheck LVS blackbox for the CF_BUF_HIZ wrap. Empty: EXTRACT_ABSTRACT
// the wrap, so Magic does not emit dummy wrap-metal nets. Structural
// wrap+core Verilog stays in ip/CF_BUF_HIZ/hdl/gl/.
module CF_BUF_HIZ (
    tp,
    vpwr,
    vgnd,
    clk2_boost,
    clk1_boostr,
    vbpt,
    vbpcis,
    vbncis,
    vout,
    vbpci,
    vbnt,
    ibias,
    ion,
    iop,
    e_pd,
    vbnci,
    vbpcid,
    vbptd,
    vbnc,
    vbpc,
    en_pd,
    vbpb,
    vinp_n,
    vinn_n,
    vinp_na,
    vinn_na,
    vinn_p,
    vinp_p,
    e_na_boost,
    e_n_boost
);
    input tp;
    input vpwr;
    input vgnd;
    input clk2_boost;
    input clk1_boostr;
    input vbpt;
    inout vbpcis;
    inout vbncis;
    output vout;
    input vbpci;
    input vbnt;
    input ibias;
    inout ion;
    inout iop;
    input e_pd;
    input vbnci;
    input vbpcid;
    input vbptd;
    inout vbnc;
    input vbpc;
    input en_pd;
    input vbpb;
    inout vinp_n;
    inout vinn_n;
    inout vinp_na;
    inout vinn_na;
    inout vinn_p;
    inout vinp_p;
    input e_na_boost;
    input e_n_boost;
endmodule
