clk_vga_640x480_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../mse_mandelbrot.srcs/sources_1/ip/clk_vga_640x480/clk_vga_640x480_sim_netlist.vhdl,incdir="../../../../mse_mandelbrot.srcs/sources_1/ip/clk_vga_640x480"
glbl.v,Verilog,xil_defaultlib,glbl.v
