# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: C:/Users/Carlos/Documents/projects/verilog/chatgpt01/constraints/pynqz2_plclk_leds_router210.xdc

# Block Designs: bd/router210_bd/router210_bd.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==router210_bd || ORIG_REF_NAME==router210_bd} -quiet] -quiet

# IP: bd/router210_bd/ip/router210_bd_ps7_0/router210_bd_ps7_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==router210_bd_ps7_0 || ORIG_REF_NAME==router210_bd_ps7_0} -quiet] -quiet

# IP: bd/router210_bd/ip/router210_bd_axi_ic_imp_auto_pc_0/router210_bd_axi_ic_imp_auto_pc_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==router210_bd_axi_ic_imp_auto_pc_0 || ORIG_REF_NAME==router210_bd_axi_ic_imp_auto_pc_0} -quiet] -quiet

# IP: bd/router210_bd/ip/router210_bd_axi_ic_0/router210_bd_axi_ic_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==router210_bd_axi_ic_0 || ORIG_REF_NAME==router210_bd_axi_ic_0} -quiet] -quiet

# IP: bd/router210_bd/ip/router210_bd_bench_axi_0_0/router210_bd_bench_axi_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==router210_bd_bench_axi_0_0 || ORIG_REF_NAME==router210_bd_bench_axi_0_0} -quiet] -quiet

# IP: bd/router210_bd/ip/router210_bd_xlconst_one_0/router210_bd_xlconst_one_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==router210_bd_xlconst_one_0 || ORIG_REF_NAME==router210_bd_xlconst_one_0} -quiet] -quiet

# XDC: c:/Users/Carlos/Documents/projects/verilog/chatgpt01/scripts/vivado_pynq_router_bench_router210/pynq_router_bench_router210.gen/sources_1/bd/router210_bd/router210_bd_ooc.xdc
