#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep 12 09:46:24 2023
# Process ID: 10220
# Current directory: /home/markus/uni/digital_hardware_design/lecture2
# Command line: vivado
# Log file: /home/markus/uni/digital_hardware_design/lecture2/vivado.log
# Journal file: /home/markus/uni/digital_hardware_design/lecture2/vivado.jou
# Running On: mltop, OS: Linux, CPU Frequency: 3400.856 MHz, CPU Physical cores: 4, Host memory: 16640 MB
#-----------------------------------------------------------
start_gui
xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
set_param board.repoPaths {/home/markus/.Xilinx/Vivado/2023.1/xhub/board_store/xilinx_board_store}
xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:cmod_a7-35t:1.2]
create_project exercise5lec2 /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:cmod_a7-35t:part0:1.2 [current_project]
file mkdir /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/sources_1/new
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
close [ open /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/sources_1/new/top.vhd w ]
add_files /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/sources_1/new/top.vhd
close [ open /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/sources_1/new/half_adder.vhd w ]
add_files /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/sources_1/new/half_adder.vhd
close [ open /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/sources_1/new/full_adder.vhd w ]
add_files /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/sources_1/new/full_adder.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
place_ports {IN1[0]} G17
place_ports {IN1[1]} G19
place_ports {IN1[2]} N18
place_ports {IN1[3]} L18
set_property IOSTANDARD LVCMOS33 [get_ports [list {IN1[3]} {IN1[2]} {IN1[1]} {IN1[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {IN2[3]} {IN2[2]} {IN2[1]} {IN2[0]}]]
place_ports {IN2[0]} H17
place_ports {IN2[1]} H19
place_ports {IN2[2]} J19
place_ports {IN2[2]} A18
set_property package_pin "" [get_ports [list  {IN2[2]}]]
place_ports {IN2[3]} K18
set_property IOSTANDARD LVCMOS33 [get_ports [list {S[3]} {S[2]} {S[1]} {S[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Cin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Cout]]
place_ports {IN2[2]} A18
place_ports Cin B18
file mkdir /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/constrs_1/new
close [ open /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/constrs_1/new/constraints.xdc w ]
add_files -fileset constrs_1 /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/constrs_1/new/constraints.xdc
set_property target_constrs_file /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints -force
set_property PULLTYPE PULLDOWN [get_ports [list {IN1[3]} {IN1[2]} {IN1[1]} {IN1[0]}]]
set_property PULLTYPE PULLDOWN [get_ports [list {IN2[3]} {IN2[2]} {IN2[1]} {IN2[0]}]]
save_constraints
set_property PULLTYPE PULLDOWN [get_ports [list {IN1[3]} {IN1[2]} {IN1[1]} {IN1[0]}]]
place_ports Cout C17
place_ports {S[0]} A17
place_ports {S[1]} C16
place_ports {S[2]} B17
place_ports {S[3]} B16
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property DRIVE 12 [get_ports [list {S[3]} {S[2]} {S[1]} {S[0]}]]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
place_ports {IN2[2]} D19
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
place_ports {IN2[2]} A18
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
close_design
open_run synth_1 -name synth_1
add_files -fileset constrs_1 -norecurse /home/markus/uni/digital_hardware_design/general/Cmod-A7-Master.xdc
open_run impl_1
set_property target_constrs_file /home/markus/uni/digital_hardware_design/general/Cmod-A7-Master.xdc [current_fileset -constrset]
set_property package_pin "" [get_ports [list  {IN1[3]}]]
place_ports {IN1[3]} L18
set_property target_constrs_file /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/constrs_1/new/constraints.xdc [current_fileset -constrset]
save_constraints_as constraints
set_property constrset constraints [get_runs synth_1]
set_property constrset constraints [get_runs impl_1]
place_ports {S[0]} M3
place_ports {S[1]} L3
place_ports {S[2]} A16
place_ports {S[3]} K3
place_ports Cout C15
save_constraints -force
export_ip_user_files -of_objects  [get_files /home/markus/uni/digital_hardware_design/general/Cmod-A7-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/markus/uni/digital_hardware_design/general/Cmod-A7-Master.xdc
export_ip_user_files -of_objects  [get_files /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/constraints/Cmod-A7-Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constraints /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/constraints/Cmod-A7-Master.xdc
save_constraints -force
save_constraints_as constraints2
set_property constrset constraints2 [get_runs synth_1]
set_property constrset constraints2 [get_runs impl_1]
delete_fileset [ get_filesets constraints ]
file delete -force /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/constraints
delete_fileset [ get_filesets constrs_1 ]
file delete -force /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/constrs_1
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_hw_manager
startgroup
set_property package_pin "" [get_ports [list  {IN2[3]}]]
place_ports {IN2[2]} K18
endgroup
place_ports {IN2[3]} V8
place_ports Cin U8
save_constraints -force
save_constraints -force
save_constraints -force
save_constraints_as constrs_1
set_property constrset constrs_1 [get_runs synth_1]
set_property constrset constrs_1 [get_runs impl_1]
delete_fileset [ get_filesets constraints2 ]
file delete -force /home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.srcs/constraints2
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/markus/uni/digital_hardware_design/lecture2/exercise5lec2/exercise5lec2.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_design
close_hw_manager
