verilog work "basichomework12.v"
