Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Nov 14 05:18:24 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  3981 |       |     23040 | 17.28 |
|   SLR1 -> SLR2                   |  2087 |       |           |  9.06 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   267 |     1 |           |       |
|   SLR2 -> SLR1                   |  1894 |       |           |  8.22 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   408 |     0 |           |       |
| SLR1 <-> SLR0                    |  6297 |       |     23040 | 27.33 |
|   SLR0 -> SLR1                   |  2340 |       |           | 10.16 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   362 |    55 |           |       |
|   SLR1 -> SLR0                   |  3957 |       |           | 17.17 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    73 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   435 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 10278 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 1687 |  207 |
| SLR1      | 1947 |    0 | 3750 |
| SLR0      |  140 | 2200 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  37342 |  14269 |  7729 |  67.94 |  26.42 |  14.31 |
|   CLBL                     |  19488 |   7415 |  4052 |  66.56 |  25.32 |  13.84 |
|   CLBM                     |  17854 |   6854 |  3677 |  69.52 |  27.73 |  14.87 |
| CLB LUTs                   | 162915 |  84423 | 35004 |  37.05 |  19.54 |   8.10 |
|   LUT as Logic             | 134541 |  76740 | 32075 |  30.60 |  17.76 |   7.42 |
|     using O5 output only   |   1683 |    338 |   997 |   0.38 |   0.08 |   0.23 |
|     using O6 output only   |  90722 |  56983 | 19346 |  20.63 |  13.19 |   4.48 |
|     using O5 and O6        |  42136 |  19419 | 11732 |   9.58 |   4.50 |   2.72 |
|   LUT as Memory            |  28374 |   7683 |  2929 |  13.81 |   3.89 |   1.48 |
|     LUT as Distributed RAM |  15152 |   3837 |  1660 |   7.38 |   1.94 |   0.84 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     80 |    215 |    84 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  15072 |   3622 |  1576 |   7.34 |   1.83 |   0.80 |
|     LUT as Shift Register  |  13222 |   3846 |  1269 |   6.44 |   1.94 |   0.64 |
|       using O5 output only |      5 |      0 |     0 |  <0.01 |   0.00 |   0.00 |
|       using O6 output only |   8760 |   2649 |  1139 |   4.26 |   1.34 |   0.58 |
|       using O5 and O6      |   4457 |   1197 |   130 |   2.17 |   0.61 |   0.07 |
| CLB Registers              | 260093 | 100727 | 59987 |  29.58 |  11.66 |   6.94 |
| CARRY8                     |  10001 |   3617 |   313 |  18.20 |   6.70 |   0.58 |
| F7 Muxes                   |   2590 |   1357 |  1054 |   1.18 |   0.63 |   0.49 |
| F8 Muxes                   |    712 |    373 |    47 |   0.65 |   0.35 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  191.5 |  134.5 |    94 |  28.50 |  20.01 |  13.99 |
|   RAMB36/FIFO              |    190 |    134 |    92 |  28.27 |  19.94 |  13.69 |
|     RAMB36E2 only          |    190 |    134 |    92 |  28.27 |  19.94 |  13.69 |
|   RAMB18                   |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
|     RAMB18E2 only          |      3 |      1 |     4 |   0.22 |   0.07 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     12 |      4 |     4 |   0.42 |   0.13 |   0.13 |
| Unique Control Sets        |   4295 |   1914 |  2695 |   3.91 |   1.77 |   2.50 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


