{"vcs1":{"timestamp_begin":1678601379.600624686, "rt":0.33, "ut":0.10, "st":0.10}}
{"vcselab":{"timestamp_begin":1678601379.961330174, "rt":0.34, "ut":0.19, "st":0.08}}
{"link":{"timestamp_begin":1678601380.326565282, "rt":0.18, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678601379.327441687}
{"VCS_COMP_START_TIME": 1678601379.327441687}
{"VCS_COMP_END_TIME": 1678601380.546077772}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob2.sv hw5prob2_handout.sv -debug"}
{"vcs1": {"peak_mem": 337548}}
{"stitch_vcselab": {"peak_mem": 222596}}
