# 4-stage-Pipelined-Half-Precision-Floating-Point-Added

In this project, a Verilog hardware solution for performing addition on floating-point numbers in 16-bit half-precision format is implemented. 
