// Seed: 3571803882
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_5 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd79
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output uwire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_4
  );
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire _id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8 = id_5 ? ~id_6 : 1;
  wire id_9;
  wire [-1 : id_3  -  1] id_10;
endmodule
