Analysis & Synthesis report for DIV
Tue Jul 13 22:40:25 2010
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis DSP Block Usage Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 14. lpm_mult Parameter Settings by Entity Instance
 15. Analysis & Synthesis Messages
 16. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jul 13 22:40:25 2010    ;
; Quartus II Version                 ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name                      ; DIV                                      ;
; Top-level Entity Name              ; DIV                                      ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 2,401                                    ;
;     Total combinational functions  ; 2,401                                    ;
;     Dedicated logic registers      ; 129                                      ;
; Total registers                    ; 129                                      ;
; Total pins                         ; 103                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 8                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F484C8       ;                    ;
; Top-level entity name                                                          ; DIV                ; DIV                ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                        ; Off                ;                    ;
; Use smart compilation                                                          ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation                            ; 1                  ; 1                  ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; Parallel Synthesis                                                             ; Off                ; Off                ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
; Block Design Naming                                                            ; Auto               ; Auto               ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+
; DIV.v                            ; yes             ; User Verilog HDL File        ; D:/编程/verilog HDL/cpu/DIV/DIV.v                                            ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/lpm_mult.tdf        ;
; aglobal72.inc                    ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/aglobal72.inc       ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc     ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/multcore.inc        ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/bypassff.inc        ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/altshift.inc        ;
; db/mult_9v01.tdf                 ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/DIV/db/mult_9v01.tdf                                 ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/program files/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; db/lpm_divide_vfm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/DIV/db/lpm_divide_vfm.tdf                            ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/DIV/db/sign_div_unsign_9nh.tdf                       ;
; db/alt_u_div_k5f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/DIV/db/alt_u_div_k5f.tdf                             ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/DIV/db/add_sub_lkc.tdf                               ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/DIV/db/add_sub_mkc.tdf                               ;
; db/lpm_divide_28m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/编程/verilog HDL/cpu/DIV/db/lpm_divide_28m.tdf                            ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 2,401  ;
;                                             ;        ;
; Total combinational functions               ; 2401   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 1055   ;
;     -- 3 input functions                    ; 1227   ;
;     -- <=2 input functions                  ; 119    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 1247   ;
;     -- arithmetic mode                      ; 1154   ;
;                                             ;        ;
; Total registers                             ; 129    ;
;     -- Dedicated logic registers            ; 129    ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 103    ;
; Embedded Multiplier 9-bit elements          ; 8      ;
; Maximum fan-out node                        ; finish ;
; Maximum fan-out                             ; 99     ;
; Total fan-out                               ; 8660   ;
; Average fan-out                             ; 3.28   ;
+---------------------------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                        ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
; |DIV                                   ; 2401 (164)        ; 129 (129)    ; 0           ; 8            ; 0       ; 4         ; 103  ; 0            ; |DIV                                                                                                                       ; work         ;
;    |lpm_divide:Div0|                   ; 1094 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DIV|lpm_divide:Div0                                                                                                       ; work         ;
;       |lpm_divide_vfm:auto_generated|  ; 1094 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DIV|lpm_divide:Div0|lpm_divide_vfm:auto_generated                                                                         ; work         ;
;          |sign_div_unsign_9nh:divider| ; 1094 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DIV|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider                                             ; work         ;
;             |alt_u_div_k5f:divider|    ; 1094 (1093)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DIV|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                       ; work         ;
;                |add_sub_mkc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DIV|lpm_divide:Div0|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;    |lpm_divide:Mod0|                   ; 1082 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DIV|lpm_divide:Mod0                                                                                                       ; work         ;
;       |lpm_divide_28m:auto_generated|  ; 1082 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DIV|lpm_divide:Mod0|lpm_divide_28m:auto_generated                                                                         ; work         ;
;          |sign_div_unsign_9nh:divider| ; 1082 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DIV|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider                                             ; work         ;
;             |alt_u_div_k5f:divider|    ; 1082 (1082)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DIV|lpm_divide:Mod0|lpm_divide_28m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                       ; work         ;
;    |lpm_mult:Mult0|                    ; 61 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |DIV|lpm_mult:Mult0                                                                                                        ; work         ;
;       |mult_9v01:auto_generated|       ; 61 (61)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |DIV|lpm_mult:Mult0|mult_9v01:auto_generated                                                                               ; work         ;
+----------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; finish2                               ; Stuck at VCC due to stuck port data_in ;
; working                               ; Merged with finish                     ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 129   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 46    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DIV|hi[3]                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DIV|lo[8]                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DIV|dc~41                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                   ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 32         ; Untyped             ;
; LPM_WIDTHP                                     ; 64         ; Untyped             ;
; LPM_WIDTHR                                     ; 64         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_9v01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_vfm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_28m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32             ;
;     -- LPM_WIDTHB                     ; 32             ;
;     -- LPM_WIDTHP                     ; 64             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.2 Build 151 09/26/2007 SJ Full Version
    Info: Processing started: Tue Jul 13 22:40:02 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DIV -c DIV
Info: Found 1 design units, including 1 entities, in source file DIV.v
    Info: Found entity 1: DIV
Info: Elaborating entity "DIV" for the top level hierarchy
Info: Power-up level of register "finish2" is not specified -- using power-up level of High to minimize register
Warning (14130): Reduced register "finish2" with stuck data_in port to stuck value VCC
Info: Inferred 3 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
Info: Found 1 design units, including 1 entities, in source file ../../../../program files/quartus/quartus/libraries/megafunctions/lpm_mult.tdf
    Info: Found entity 1: lpm_mult
Info: Elaborated megafunction instantiation "lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/mult_9v01.tdf
    Info: Found entity 1: mult_9v01
Info: Found 1 design units, including 1 entities, in source file ../../../../program files/quartus/quartus/libraries/megafunctions/lpm_divide.tdf
    Info: Found entity 1: lpm_divide
Info: Elaborated megafunction instantiation "lpm_divide:Div0"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf
    Info: Found entity 1: lpm_divide_vfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info: Found entity 1: sign_div_unsign_9nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info: Found entity 1: alt_u_div_k5f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "lpm_divide:Mod0"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_28m.tdf
    Info: Found entity 1: lpm_divide_28m
Info: Duplicate registers merged to single register
    Info: Duplicate register "working" merged to single register "finish", power-up level changed
Info: Generated suppressed messages file D:/编程/verilog HDL/cpu/DIV/DIV.map.smsg
Info: Implemented 2512 device resources after synthesis - the final resource count might be different
    Info: Implemented 70 input pins
    Info: Implemented 33 output pins
    Info: Implemented 2401 logic cells
    Info: Implemented 8 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Allocated 193 megabytes of memory during processing
    Info: Processing ended: Tue Jul 13 22:40:25 2010
    Info: Elapsed time: 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/编程/verilog HDL/cpu/DIV/DIV.map.smsg.


