{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 16:21:14 2009 " "Info: Processing started: Sat Jun 06 16:21:14 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Parallel_Clocks_Generator -c Parallel_Clocks_Generator " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Parallel_Clocks_Generator -c Parallel_Clocks_Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Parallel_Clocks_Generator EP3C25F324C7 " "Info: Selected device EP3C25F324C7 for design \"Parallel_Clocks_Generator\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324I7 " "Info: Device EP3C25F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F324A7 " "Info: Device EP3C25F324A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324C7 " "Info: Device EP3C40F324C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324I7 " "Info: Device EP3C40F324I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F324A7 " "Info: Device EP3C40F324A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H4 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H4" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H3 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H3" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ E18 " "Info: Pin ~ALTERA_nCEO~ is reserved at location E18" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "75 75 " "Warning: No exact pin location assignment(s) for 75 pins of 75 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P1 " "Info: Pin P1 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P1 } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 24 2496 2672 40 "P1" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[15\] " "Info: Pin Dat\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[15] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[14\] " "Info: Pin Dat\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[14] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[13\] " "Info: Pin Dat\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[13] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L_Shift_End " "Info: Pin L_Shift_End not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { L_Shift_End } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 984 2520 2696 1000 "L_Shift_End" "" } { 1224 8 80 1240 "L_Shift_End" "" } { 784 2095 2160 800 "L_Shift_End" "" } { 656 0 80 672 "L_Shift_End" "" } { 608 488 553 624 "L_Shift_End" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { L_Shift_End } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Skip " "Info: Pin Skip not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Skip } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 704 2520 2696 720 "Skip" "" } { 624 488 552 640 "Skip" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Skip } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CCD_Fllashing " "Info: Pin CCD_Fllashing not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CCD_Fllashing } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1184 2160 2336 1200 "CCD_Fllashing" "" } { 1336 752 836 1352 "CCD_Fllashing" "" } { 1464 1704 1784 1480 "CCD_Fllashing" "" } { 848 1872 1949 864 "CCD_Fllashing" "" } { 976 1728 1805 992 "CCD_Fllashing" "" } { 984 1432 1509 1000 "CCD_Fllashing" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Fllashing } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "End_Of_Frame " "Info: Pin End_Of_Frame not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { End_Of_Frame } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 760 2520 2696 776 "End_Of_Frame" "" } { 1368 608 691 1384 "End_Of_Frame" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { End_Of_Frame } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Out\[3\] " "Info: Pin P_RAM_Out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Out[3] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 952 2520 2696 968 "P_RAM_Out\[3..0\]" "" } { 1408 1464 1552 1424 "P_RAM_Out\[1\]" "" } { 752 2368 2449 768 "P_RAM_Out\[3\]" "" } { 832 1872 1948 848 "P_RAM_Out\[0\]" "" } { 656 1664 1761 672 "P_RAM_Out\[3..0\]" "" } { 960 1728 1804 976 "P_RAM_Out\[2\]" "" } { 968 1432 1508 984 "P_RAM_Out\[1\]" "" } { 1248 1800 1873 1264 "P_RAM_Out\[3\]" "" } { 680 840 928 696 "P_RAM_Out\[3\]" "" } { 808 656 737 824 "P_RAM_Out\[3\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Out[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Out\[2\] " "Info: Pin P_RAM_Out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Out[2] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 952 2520 2696 968 "P_RAM_Out\[3..0\]" "" } { 1408 1464 1552 1424 "P_RAM_Out\[1\]" "" } { 752 2368 2449 768 "P_RAM_Out\[3\]" "" } { 832 1872 1948 848 "P_RAM_Out\[0\]" "" } { 656 1664 1761 672 "P_RAM_Out\[3..0\]" "" } { 960 1728 1804 976 "P_RAM_Out\[2\]" "" } { 968 1432 1508 984 "P_RAM_Out\[1\]" "" } { 1248 1800 1873 1264 "P_RAM_Out\[3\]" "" } { 680 840 928 696 "P_RAM_Out\[3\]" "" } { 808 656 737 824 "P_RAM_Out\[3\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Out[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Out\[1\] " "Info: Pin P_RAM_Out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Out[1] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 952 2520 2696 968 "P_RAM_Out\[3..0\]" "" } { 1408 1464 1552 1424 "P_RAM_Out\[1\]" "" } { 752 2368 2449 768 "P_RAM_Out\[3\]" "" } { 832 1872 1948 848 "P_RAM_Out\[0\]" "" } { 656 1664 1761 672 "P_RAM_Out\[3..0\]" "" } { 960 1728 1804 976 "P_RAM_Out\[2\]" "" } { 968 1432 1508 984 "P_RAM_Out\[1\]" "" } { 1248 1800 1873 1264 "P_RAM_Out\[3\]" "" } { 680 840 928 696 "P_RAM_Out\[3\]" "" } { 808 656 737 824 "P_RAM_Out\[3\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Out[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Out\[0\] " "Info: Pin P_RAM_Out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Out[0] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 952 2520 2696 968 "P_RAM_Out\[3..0\]" "" } { 1408 1464 1552 1424 "P_RAM_Out\[1\]" "" } { 752 2368 2449 768 "P_RAM_Out\[3\]" "" } { 832 1872 1948 848 "P_RAM_Out\[0\]" "" } { 656 1664 1761 672 "P_RAM_Out\[3..0\]" "" } { 960 1728 1804 976 "P_RAM_Out\[2\]" "" } { 968 1432 1508 984 "P_RAM_Out\[1\]" "" } { 1248 1800 1873 1264 "P_RAM_Out\[3\]" "" } { 680 840 928 696 "P_RAM_Out\[3\]" "" } { 808 656 737 824 "P_RAM_Out\[3\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Out[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Wr " "Info: Pin P_RAM_Wr not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Wr } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 920 2520 2696 936 "P_RAM_Wr" "" } { 896 896 964 912 "P_RAM_Wr" "" } { 672 1432 1504 688 "P_RAM_Wr" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Wr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Rd " "Info: Pin P_RAM_Rd not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Rd } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 904 2520 2696 920 "P_RAM_Rd" "" } { 1032 888 964 1048 "P_RAM_Rd" "" } { 720 1432 1504 736 "P_RAM_Rd" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Rd } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_Line " "Info: Pin Next_Line not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Next_Line } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 848 2520 2696 864 "Next_Line" "" } { 1160 312 369 1176 "Next_Line" "" } { 1224 1376 1464 1240 "Next_Line" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Next_Line } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[12\] " "Info: Pin P_RAM_Addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Addr[12] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[11\] " "Info: Pin P_RAM_Addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Addr[11] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[10\] " "Info: Pin P_RAM_Addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Addr[10] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[9\] " "Info: Pin P_RAM_Addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Addr[9] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[8\] " "Info: Pin P_RAM_Addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Addr[8] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[7\] " "Info: Pin P_RAM_Addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Addr[7] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[6\] " "Info: Pin P_RAM_Addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Addr[6] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[5\] " "Info: Pin P_RAM_Addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Addr[5] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[4\] " "Info: Pin P_RAM_Addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Addr[4] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[3\] " "Info: Pin P_RAM_Addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Addr[3] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[2\] " "Info: Pin P_RAM_Addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Addr[2] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[1\] " "Info: Pin P_RAM_Addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Addr[1] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_RAM_Addr\[0\] " "Info: Pin P_RAM_Addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_RAM_Addr[0] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 968 2520 2698 984 "P_RAM_Addr\[12..0\]" "" } { 688 1320 1504 704 "P_RAM_Addr\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_RAM_Addr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P_Clear " "Info: Pin P_Clear not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P_Clear } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1000 2520 2696 1016 "P_Clear" "" } { 816 1784 1832 832 "P_Clear" "" } { 656 1000 1048 672 "P_Clear" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P_Clear } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr_Cnt_Enbl " "Info: Pin Addr_Cnt_Enbl not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Addr_Cnt_Enbl } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 880 2520 2696 896 "Addr_Cnt_Enbl" "" } { 968 1288 1368 984 "Addr_Cnt_Enbl" "" } { 728 1088 1176 744 "Addr_Cnt_Enbl" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr_Cnt_Enbl } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Next_L_Disable_n " "Info: Pin Next_L_Disable_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Next_L_Disable_n } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1368 2160 2344 1384 "Next_L_Disable_n" "" } { 976 1136 1226 992 "Next_L_Disable_n" "" } { 1088 1720 1809 1104 "Next_L_Disable_n" "" } { 1368 816 913 1384 "Next_L_Disable_n" "" } { 1344 2040 2137 1360 "Next_L_Disable_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Next_L_Disable_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Act_Bin_line_End " "Info: Pin Act_Bin_line_End not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Act_Bin_line_End } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1448 2168 2347 1464 "Act_Bin_line_End" "" } { 656 240 353 672 "Act_Bin_line_End" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Act_Bin_line_End } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Active " "Info: Pin Active not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Active } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 728 2520 2696 744 "Active" "" } { 688 24 80 704 "Active" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Active } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOF_Act_L " "Info: Pin EOF_Act_L not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { EOF_Act_L } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 832 2520 2696 848 "EOF_Act_L" "" } { 912 2440 2504 928 "EOF_Act_L" "" } { 704 24 83 720 "EOF_Act_L" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOF_Act_L } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Bin " "Info: Pin Bin not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Bin } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 680 2520 2696 696 "Bin" "" } { 640 0 80 656 "Bin" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bin } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NLINE_TDI " "Info: Pin NLINE_TDI not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { NLINE_TDI } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1432 2168 2344 1448 "NLINE_TDI" "" } { 560 328 976 576 "NLINE_TDI" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NLINE_TDI } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tTDI_End " "Info: Pin tTDI_End not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { tTDI_End } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1416 2168 2344 1432 "tTDI_End" "" } { 336 568 1064 352 "tTDI_End" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { tTDI_End } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P2 " "Info: Pin P2 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P2 } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 152 2496 2672 168 "P2" "" } { 144 1712 1752 160 "P2" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "P3 " "Info: Pin P3 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { P3 } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 280 2496 2672 296 "P3" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { P3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TG " "Info: Pin TG not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { TG } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 416 2496 2672 432 "TG" "" } { 416 1840 1864 432 "TG" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TG } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Start_Act_Line " "Info: Pin Start_Act_Line not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Start_Act_Line } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 800 2520 2696 816 "Start_Act_Line" "" } { 792 2360 2520 808 "Start_Act_Line" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Start_Act_Line } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MPP " "Info: Pin MPP not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { MPP } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 536 2512 2688 552 "MPP" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPP } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Del_L_Shift_End " "Info: Pin Del_L_Shift_End not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Del_L_Shift_End } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1152 2160 2337 1168 "Del_L_Shift_End" "" } { 1216 224 313 1232 "Del_L_Shift_End" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Del_L_Shift_End } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SRG_Flash_Auto_Start " "Info: Pin SRG_Flash_Auto_Start not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { SRG_Flash_Auto_Start } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1392 2136 2345 1408 "SRG_Flash_Auto_Start" "" } { 1360 1376 1498 1376 "SRG_Flash_Auto_Start" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRG_Flash_Auto_Start } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_10 " "Info: Pin Clk_10 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clk_10 } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 8 16 184 24 "Clk_10" "" } { 1208 8 80 1224 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1424 1496 1568 1440 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1232 712 768 1248 "Clk_10" "" } { 1232 936 978 1248 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1352 624 688 1368 "Clk_10" "" } { 1360 152 208 1376 "Clk_10" "" } { 1360 384 432 1376 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 808 2240 2296 824 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 432 1736 1776 448 "Clk_10" "" } { 16 328 392 32 "Clk_10" "" } { 488 8 64 504 "Clk_10" "" } { 488 144 192 504 "Clk_10" "" } { 488 272 320 504 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 408 536 584 424 "Clk_10" "" } { 408 744 792 424 "Clk_10" "" } { 784 792 848 800 "Clk_10" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock_Enable " "Info: Pin Clock_Enable not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clock_Enable } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1480 -16 152 1496 "Clock_Enable" "" } { 88 2376 2449 104 "Clock_Enable" "" } { 344 2376 2449 360 "Clock_Enable" "" } { 600 2384 2464 616 "Clock_Enable" "" } { 216 1592 1680 232 "Clock_Enable" "" } { 488 1726 1808 504 "Clock_Enable" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Enable } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset_n " "Info: Pin Reset_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Reset_n } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 64 16 184 80 "Reset_n" "" } { 976 456 536 992 "Reset_n" "" } { 1032 1032 1080 1048 "Reset_n" "" } { 1104 344 408 1120 "Reset_n" "" } { 1232 336 400 1248 "Reset_n" "" } { 1296 112 160 1312 "Reset_n" "" } { 1176 1736 1840 1192 "Reset_n" "" } { 1488 1544 1600 1504 "Reset_n" "" } { 1296 1288 1344 1312 "Reset_n" "" } { 1296 1432 1496 1312 "Reset_n" "" } { 1288 712 800 1304 "Reset_n" "" } { 1440 968 1048 1456 "Reset_n" "" } { 1416 176 240 1432 "Reset_n" "" } { 1304 1910 1992 1320 "Reset_n" "" } { 72 1984 2048 88 "Reset_n" "" } { 200 1984 2048 216 "Reset_n" "" } { 328 1984 2048 344 "Reset_n" "" } { 456 1984 2048 472 "Reset_n" "" } { 584 1976 2040 600 "Reset_n" "" } { 720 1984 2048 736 "Reset_n" "" } { 864 2272 2328 880 "Reset_n" "" } { 1008 2032 2136 1024 "Reset_n" "" } { 480 1192 1256 496 "Reset_n" "" } { 608 1192 1256 624 "Reset_n" "" } { 72 1208 1272 88 "Reset_n" "" } { 200 1200 1264 216 "Reset_n" "" } { 328 1200 1264 344 "Reset_n" "" } { 88 1608 1672 104 "Reset_n" "" } { 896 1368 1432 912 "Reset_n" "" } { 104 408 472 120 "Reset_n" "" } { 544 32 96 560 "Reset_n" "" } { 864 120 224 880 "Reset_n" "" } { 72 800 864 88 "Reset_n" "" } { 464 536 616 480 "Reset_n" "" } { 304 848 912 320 "Reset_n" "" } { 176 968 1016 192 "Reset_n" "" } { 840 824 880 856 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_100 " "Info: Pin Clk_100 not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clk_100 } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[1\] " "Info: Pin Dat\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[1] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[3\] " "Info: Pin Dat\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[3] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[2\] " "Info: Pin Dat\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[2] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[0\] " "Info: Pin Dat\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[0] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Wr_n " "Info: Pin Wr_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Wr_n } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 176 16 184 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { 8 712 784 24 "Wr_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[0\] " "Info: Pin Addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Addr[0] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 272 16 184 288 "Addr\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[2\] " "Info: Pin Addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Addr[2] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 272 16 184 288 "Addr\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[1\] " "Info: Pin Addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Addr[1] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 272 16 184 288 "Addr\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Par_Gen_Cs_n " "Info: Pin Par_Gen_Cs_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Par_Gen_Cs_n } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 288 16 184 304 "Par_Gen_Cs_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Par_Gen_Cs_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr\[3\] " "Info: Pin Addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Addr[3] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 272 16 184 288 "Addr\[3..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Rd_n " "Info: Pin Rd_n not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Rd_n } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1048 0 168 1064 "Rd_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rd_n } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TDI_Mode " "Info: Pin TDI_Mode not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { TDI_Mode } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 744 -8 160 760 "TDI_Mode" "" } { 1320 1720 1792 1336 "TDI_Mode" "" } { 248 584 648 264 "TDI_Mode" "" } { 696 840 912 712 "TDI_Mode" "" } { 824 528 592 840 "TDI_Mode" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { TDI_Mode } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Addr_Cnt_Reset " "Info: Pin Addr_Cnt_Reset not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Addr_Cnt_Reset } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1008 0 168 1024 "Addr_Cnt_Reset" "" } { 784 1160 1256 800 "Addr_Cnt_Reset" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr_Cnt_Reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EOF_Act_Line " "Info: Pin EOF_Act_Line not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { EOF_Act_Line } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 944 0 168 960 "EOF_Act_Line" "" } { 920 2016 2104 936 "EOF_Act_Line" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { EOF_Act_Line } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk_10K " "Info: Pin Clk_10K not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Clk_10K } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10K } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CCD_Fllash " "Info: Pin CCD_Fllash not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CCD_Fllash } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1352 -16 152 1368 "CCD_Fllash" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Fllash } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CCD_Read_Start " "Info: Pin CCD_Read_Start not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { CCD_Read_Start } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 784 -8 168 800 "CCD_Read_Start" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_Read_Start } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Fl_Cycle_End " "Info: Pin Fl_Cycle_End not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Fl_Cycle_End } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1448 -16 152 1464 "Fl_Cycle_End" "" } { 1216 680 768 1232 "Fl_Cycle_End" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Fl_Cycle_End } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[10\] " "Info: Pin Dat\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[10] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[9\] " "Info: Pin Dat\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[9] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[8\] " "Info: Pin Dat\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[8] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[5\] " "Info: Pin Dat\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[5] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[12\] " "Info: Pin Dat\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[12] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[6\] " "Info: Pin Dat\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[6] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[4\] " "Info: Pin Dat\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[4] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[7\] " "Info: Pin Dat\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[7] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dat\[11\] " "Info: Pin Dat\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { Dat[11] } } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 144 16 184 160 "Dat\[15..0\]" "" } { -8 1896 1968 8 "Dat\[12..0\]" "" } { 120 1896 1968 136 "Dat\[12..0\]" "" } { 248 1896 1968 264 "Dat\[12..0\]" "" } { 376 1896 1968 392 "Dat\[12..0\]" "" } { 504 1888 1960 520 "Dat\[12..0\]" "" } { 632 1896 1968 648 "Dat\[12..0\]" "" } { 400 1104 1176 416 "Dat\[12..0\]" "" } { 528 1104 1176 544 "Dat\[12..0\]" "" } { 656 1432 1504 672 "Dat\[3..0\]" "" } { -8 1096 1192 8 "Dat\[12..0\]" "" } { 120 1112 1184 136 "Dat\[12..0\]" "" } { 248 1112 1184 264 "Dat\[12..0\]" "" } { -8 712 784 8 "Dat\[12..0\]" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Dat[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Wr_n~input (placed in PIN F2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node Wr_n~input (placed in PIN F2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst60 " "Info: Destination node inst60" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 896 344 408 944 "inst60" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst60 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 176 16 184 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { 8 712 784 24 "Wr_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_10~input (placed in PIN F1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node Clk_10~input (placed in PIN F1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 8 16 184 24 "Clk_10" "" } { 1208 8 80 1224 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1424 1496 1568 1440 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1232 712 768 1248 "Clk_10" "" } { 1232 936 978 1248 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1352 624 688 1368 "Clk_10" "" } { 1360 152 208 1376 "Clk_10" "" } { 1360 384 432 1376 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 808 2240 2296 824 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 432 1736 1776 448 "Clk_10" "" } { 16 328 392 32 "Clk_10" "" } { 488 8 64 504 "Clk_10" "" } { 488 144 192 504 "Clk_10" "" } { 488 272 320 504 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 408 536 584 424 "Clk_10" "" } { 408 744 792 424 "Clk_10" "" } { 784 792 848 800 "Clk_10" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_100~input (placed in PIN N2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node Clk_100~input (placed in PIN N2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_10K~input (placed in PIN N1 (CLK3, DIFFCLK_1n)) " "Info: Automatically promoted node Clk_10K~input (placed in PIN N1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10K~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_n~input (placed in PIN V9 (CLK14, DIFFCLK_6n)) " "Info: Automatically promoted node Reset_n~input (placed in PIN V9 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 64 16 184 80 "Reset_n" "" } { 976 456 536 992 "Reset_n" "" } { 1032 1032 1080 1048 "Reset_n" "" } { 1104 344 408 1120 "Reset_n" "" } { 1232 336 400 1248 "Reset_n" "" } { 1296 112 160 1312 "Reset_n" "" } { 1176 1736 1840 1192 "Reset_n" "" } { 1488 1544 1600 1504 "Reset_n" "" } { 1296 1288 1344 1312 "Reset_n" "" } { 1296 1432 1496 1312 "Reset_n" "" } { 1288 712 800 1304 "Reset_n" "" } { 1440 968 1048 1456 "Reset_n" "" } { 1416 176 240 1432 "Reset_n" "" } { 1304 1910 1992 1320 "Reset_n" "" } { 72 1984 2048 88 "Reset_n" "" } { 200 1984 2048 216 "Reset_n" "" } { 328 1984 2048 344 "Reset_n" "" } { 456 1984 2048 472 "Reset_n" "" } { 584 1976 2040 600 "Reset_n" "" } { 720 1984 2048 736 "Reset_n" "" } { 864 2272 2328 880 "Reset_n" "" } { 1008 2032 2136 1024 "Reset_n" "" } { 480 1192 1256 496 "Reset_n" "" } { 608 1192 1256 624 "Reset_n" "" } { 72 1208 1272 88 "Reset_n" "" } { 200 1200 1264 216 "Reset_n" "" } { 328 1200 1264 344 "Reset_n" "" } { 88 1608 1672 104 "Reset_n" "" } { 896 1368 1432 912 "Reset_n" "" } { 104 408 472 120 "Reset_n" "" } { 544 32 96 560 "Reset_n" "" } { 864 120 224 880 "Reset_n" "" } { 72 800 864 88 "Reset_n" "" } { 464 536 616 480 "Reset_n" "" } { 304 848 912 320 "Reset_n" "" } { 176 968 1016 192 "Reset_n" "" } { 840 824 880 856 "Reset_n" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_n~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Addr_Cnt_Reset~input (placed in PIN U9 (CLK15, DIFFCLK_6p)) " "Info: Automatically promoted node Addr_Cnt_Reset~input (placed in PIN U9 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1008 0 168 1024 "Addr_Cnt_Reset" "" } { 784 1160 1256 800 "Addr_Cnt_Reset" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr_Cnt_Reset~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Enable~input (placed in PIN V10 (CLK12, DIFFCLK_7n)) " "Info: Automatically promoted node Clock_Enable~input (placed in PIN V10 (CLK12, DIFFCLK_7n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1480 -16 152 1496 "Clock_Enable" "" } { 88 2376 2449 104 "Clock_Enable" "" } { 344 2376 2449 360 "Clock_Enable" "" } { 600 2384 2464 616 "Clock_Enable" "" } { 216 1592 1680 232 "Clock_Enable" "" } { 488 1726 1808 504 "Clock_Enable" "" } } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock_Enable~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "68 unused 2.5V 27 41 0 " "Info: Number of I/O pins in group: 68 (unused VREF, 2.5V VCCIO, 27 input, 41 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 14 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 29 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 31 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 23 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 19 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 33 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  33 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 32 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg register lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\] -4.268 ns " "Info: Slack time is -4.268 ns between source memory \"lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg\" and destination register \"lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.369 ns + Largest memory register " "Info: + Largest memory to register requirement is 0.369 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.743 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk_100\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.823 ns) 0.823 ns Clk_100~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.823 ns) = 0.823 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 0.997 ns Clk_100~inputclkctrl 3 COMB Unassigned 38 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 0.997 ns; Loc. = Unassigned; Fanout = 38; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.613 ns) 2.743 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\] 4 REG Unassigned 7 " "Info: 4: + IC(1.133 ns) + CELL(0.613 ns) = 2.743 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { Clk_100~inputclkctrl lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_uaj.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_uaj.tdf" 99 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 52.35 % ) " "Info: Total cell delay = 1.436 ns ( 52.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 47.65 % ) " "Info: Total interconnect delay = 1.307 ns ( 47.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.743 ns   Longest register " "Info:   Longest clock path from clock \"Clk_100\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.823 ns) 0.823 ns Clk_100~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.823 ns) = 0.823 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 0.997 ns Clk_100~inputclkctrl 3 COMB Unassigned 38 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 0.997 ns; Loc. = Unassigned; Fanout = 38; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.613 ns) 2.743 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\] 4 REG Unassigned 7 " "Info: 4: + IC(1.133 ns) + CELL(0.613 ns) = 2.743 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { Clk_100~inputclkctrl lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_uaj.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_uaj.tdf" 99 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.436 ns ( 52.35 % ) " "Info: Total cell delay = 1.436 ns ( 52.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 47.65 % ) " "Info: Total interconnect delay = 1.307 ns ( 47.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 3.129 ns   Shortest register " "Info:   Shortest clock path from clock \"Clk_100\" to source register is 3.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.823 ns) 0.823 ns Clk_100~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.823 ns) = 0.823 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 0.997 ns Clk_100~inputclkctrl 3 COMB Unassigned 38 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 0.997 ns; Loc. = Unassigned; Fanout = 38; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.999 ns) 3.129 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg 4 MEM Unassigned 1 " "Info: 4: + IC(1.133 ns) + CELL(0.999 ns) = 3.129 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg } "NODE_NAME" } } { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 58.23 % ) " "Info: Total cell delay = 1.822 ns ( 58.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 41.77 % ) " "Info: Total interconnect delay = 1.307 ns ( 41.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 3.129 ns   Longest register " "Info:   Longest clock path from clock \"Clk_100\" to source register is 3.129 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.823 ns) 0.823 ns Clk_100~input 2 COMB Unassigned 1 " "Info: 2: + IC(0.000 ns) + CELL(0.823 ns) = 0.823 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 0.997 ns Clk_100~inputclkctrl 3 COMB Unassigned 38 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 0.997 ns; Loc. = Unassigned; Fanout = 38; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.999 ns) 3.129 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg 4 MEM Unassigned 1 " "Info: 4: + IC(1.133 ns) + CELL(0.999 ns) = 3.129 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.132 ns" { Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg } "NODE_NAME" } } { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns ( 58.23 % ) " "Info: Total cell delay = 1.822 ns ( 58.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.307 ns ( 41.77 % ) " "Info: Total interconnect delay = 1.307 ns ( 41.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.263 ns   " "Info:   Micro clock to output delay of source is 0.263 ns" {  } { { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 103 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns   " "Info:   Micro setup delay of destination is -0.018 ns" {  } { { "db/cntr_uaj.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_uaj.tdf" 99 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.637 ns - Longest memory register " "Info: - Longest memory to register delay is 4.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg } "NODE_NAME" } } { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.849 ns) 2.849 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|q_a\[3\] 2 MEM Unassigned 5 " "Info: 2: + IC(0.000 ns) + CELL(2.849 ns) = 2.849 ns; Loc. = Unassigned; Fanout = 5; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.178 ns) + CELL(0.361 ns) 3.388 ns inst131 3 COMB Unassigned 14 " "Info: 3: + IC(0.178 ns) + CELL(0.361 ns) = 3.388 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'inst131'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[3] inst131 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 656 1048 1112 704 "inst131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.079 ns) + CELL(0.417 ns) 3.726 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|_~43 4 COMB Unassigned 13 " "Info: 4: + IC(-0.079 ns) + CELL(0.417 ns) = 3.726 ns; Loc. = Unassigned; Fanout = 13; COMB Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|_~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.338 ns" { inst131 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~43 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.708 ns) 4.637 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\] 5 REG Unassigned 7 " "Info: 5: + IC(0.203 ns) + CELL(0.708 ns) = 4.637 ns; Loc. = Unassigned; Fanout = 7; REG Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~43 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_uaj.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_uaj.tdf" 99 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.335 ns ( 93.49 % ) " "Info: Total cell delay = 4.335 ns ( 93.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.302 ns ( 6.51 % ) " "Info: Total interconnect delay = 0.302 ns ( 6.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.637 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[3] inst131 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~43 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.637 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[3] inst131 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~43 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.637 ns memory register " "Info: Estimated most critical path is memory to register delay of 4.637 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg 1 MEM M9K_X33_Y3_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X33_Y3_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg } "NODE_NAME" } } { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.849 ns) 2.849 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|q_a\[3\] 2 MEM M9K_X33_Y3_N0 5 " "Info: 2: + IC(0.000 ns) + CELL(2.849 ns) = 2.849 ns; Loc. = M9K_X33_Y3_N0; Fanout = 5; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.178 ns) + CELL(0.361 ns) 3.388 ns inst131 3 COMB LAB_X32_Y3_N0 14 " "Info: 3: + IC(0.178 ns) + CELL(0.361 ns) = 3.388 ns; Loc. = LAB_X32_Y3_N0; Fanout = 14; COMB Node = 'inst131'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[3] inst131 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 656 1048 1112 704 "inst131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(-0.079 ns) + CELL(0.417 ns) 3.726 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|_~43 4 COMB LAB_X32_Y3_N0 13 " "Info: 4: + IC(-0.079 ns) + CELL(0.417 ns) = 3.726 ns; Loc. = LAB_X32_Y3_N0; Fanout = 13; COMB Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|_~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.338 ns" { inst131 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~43 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.708 ns) 4.637 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\] 5 REG LAB_X32_Y3_N0 7 " "Info: 5: + IC(0.203 ns) + CELL(0.708 ns) = 4.637 ns; Loc. = LAB_X32_Y3_N0; Fanout = 7; REG Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~43 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_uaj.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_uaj.tdf" 99 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.335 ns ( 93.49 % ) " "Info: Total cell delay = 4.335 ns ( 93.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.302 ns ( 6.51 % ) " "Info: Total interconnect delay = 0.302 ns ( 6.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.637 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[3] inst131 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~43 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X32_Y0 X42_Y10 " "Info: Peak interconnect usage is 5% of the available device resources in the region that extends from location X32_Y0 to location X42_Y10" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.fit.smsg " "Info: Generated suppressed messages file C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "303 " "Info: Peak virtual memory: 303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 16:21:21 2009 " "Info: Processing ended: Sat Jun 06 16:21:21 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
