@W: FX1183 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|User-specified initial value set for instance fsm_0.delay_3.gen_delay[3].level_buf[1:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1172 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|User-specified initial value defined for instance fsm_0.delay_2.gen_delay[1].level_buf[2][1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|User-specified initial value defined for instance fsm_0.delay_2.gen_delay[0].level_buf[1][1:0] is being ignored due to limitations in architecture. 
@W: FX1183 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|User-specified initial value set for instance poly_ram_1.delay_6.gen_delay[5].level_buf[23:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1183 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|User-specified initial value set for instance poly_ram_1.delay_4.gen_delay[3].level_buf[23:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1183 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|User-specified initial value set for instance poly_ram_1.mux3.delay_6.gen_delay[5].level_buf[7:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: FX1183 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|User-specified initial value set for instance poly_ram_1.mux3.delay_4.gen_delay[3].level_buf[7:0] cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. 
@W: MT530 :"f:\mpfs_projects\mpfs_icicle\hdl\delay.v":47:12:47:17|Found inferred clock Core_Poly|S_AXI_ACLK which controls 2653 sequential elements including fsm_0.delay_1.gen_delay_3_.level_buf_4__1_. This clock has no specified timing constraint which may adversely impact design performance. 
