/*
 * Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef __SUN50I_MMAP_H__
#define __SUN50I_MMAP_H__

/* Memory regions */
#define SUN50I_ROM_BASE			0x00000000
#define SUN50I_ROM_SIZE			0x00010000
#define SUN50I_SRAM_BASE		0x00010000
#define SUN50I_SRAM_SIZE		0x00044000
#define SUN50I_SRAM_A1_BASE		0x00010000
#define SUN50I_SRAM_A1_SIZE		0x00008000
#define SUN50I_SRAM_A2_BASE		0x00044000
#define SUN50I_SRAM_A2_SIZE		0x00010000
#define SUN50I_SRAM_C_BASE		0x00018000
#define SUN50I_SRAM_C_SIZE		0x0001c000
#define SUN50I_DEV_BASE			0x01000000
#define SUN50I_DEV_SIZE			0x00f00000
#define SUN50I_R_DEV_BASE		0x01f00000
#define SUN50I_R_DEV_SIZE		0x00100000
#define SUN50I_DRAM_BASE		0x40000000
#define SUN50I_DRAM_SIZE		0x80000000

/* Memory-mapped devices */
#define SUN50I_DE_BASE			0x01000000
#define SUN50I_DEBUG_BASE		0x01400000
#define SUN50I_CPU_BIST_BASE		0x01502000
#define SUN50I_CPUCFG_BASE		0x01700000
#define SUN50I_SYSCON_BASE		0x01c00000
#define SUN50I_DMA_BASE			0x01c02000
#define SUN50I_NAND_BASE		0x01c03000
#define SUN50I_TSC_BASE			0x01c06000
#define SUN50I_KEYMEM_BASE		0x01c0b000
#define SUN50I_TCON0_BASE		0x01c0c000
#define SUN50I_TCON1_BASE		0x01c0d000
#define SUN50I_VE_BASE			0x01c0e000
#define SUN50I_MMC0_BASE		0x01c0f000
#define SUN50I_MMC1_BASE		0x01c10000
#define SUN50I_MMC2_BASE		0x01c11000
#define SUN50I_SID_BASE			0x01c14000
#define SUN50I_CE_BASE			0x01c15000
#define SUN50I_MSGBOX_BASE		0x01c17000
#define SUN50I_SPINLOCK_BASE		0x01c18000
#define SUN50I_USBOTG_BASE		0x01c19000
#define SUN50I_USB0_BASE		0x01c1a000
#define SUN50I_USB1_BASE		0x01c1b000
#define SUN50I_USB2_BASE		0x01c1c000
#define SUN50I_USB3_BASE		0x01c1d000
#define SUN50I_TZASC_BASE		0x01c1e000
#define SUN50I_CCU_BASE			0x01c20000
#define SUN50I_PIO_BASE			0x01c20800
#define SUN50I_TIMER_BASE		0x01c20c00
#define SUN50I_SPDIF_BASE		0x01c21000
#define SUN50I_PWM_BASE			0x01c21400
#define SUN50I_KEYADC_BASE		0x01c21800
#define SUN50I_I2S0_BASE		0x01c22000
#define SUN50I_I2S1_BASE		0x01c22400
#define SUN50I_I2S2_BASE		0x01c22800
#define SUN50I_CODEC_BASE		0x01c22c00
#define SUN50I_SPC_BASE			0x01c23400
#define SUN50I_THS_BASE			0x01c25000
#define SUN50I_UART0_BASE		0x01c28000
#define SUN50I_UART1_BASE		0x01c28400
#define SUN50I_UART2_BASE		0x01c28800
#define SUN50I_UART3_BASE		0x01c28c00
#define SUN50I_I2C0_BASE		0x01c2ac00
#define SUN50I_I2C1_BASE		0x01c2b000
#define SUN50I_I2C2_BASE		0x01c2b400
#define SUN50I_SCR0_BASE		0x01c2c400
#define SUN50I_SCR1_BASE		0x01c2c800
#define SUN50I_EMAC_BASE		0x01c30000
#define SUN50I_HSTIMER_BASE		0x01c60000
#define SUN50I_DRAMCOM_BASE		0x01c62000
#define SUN50I_DRAMCTL_BASE		0x01c63000
#define SUN50I_DRAMPHY_BASE		0x01c65000
#define SUN50I_SPI0_BASE		0x01c68000
#define SUN50I_SPI1_BASE		0x01c69000
#define SUN50I_SCU_BASE			0x01c80000
#define SUN50I_GICD_BASE		0x01c81000
#define SUN50I_GICC_BASE		0x01c82000
#define SUN50I_CSI_BASE			0x01cb0000
#define SUN50I_DEINTERLACE_BASE		0x01e00000
#define SUN50I_TVE_BASE			0x01e40000
#define SUN50I_GPU_BASE			0x01e80000
#define SUN50I_HDMI_BASE		0x01ee0000
#define SUN50I_RTC_BASE			0x01f00000
#define SUN50I_R_TIMER_BASE		0x01f00800
#define SUN50I_R_INTC_BASE		0x01f00c00
#define SUN50I_R_WDOG_BASE		0x01f01000
#define SUN50I_R_PRCM_BASE		0x01f01400
#define SUN50I_R_TWD_BASE		0x01f01800
#define SUN50I_R_CPUCFG_BASE		0x01f01c00
#define SUN50I_R_CIR_BASE		0x01f02000
#define SUN50I_R_I2C_BASE		0x01f02400
#define SUN50I_R_UART_BASE		0x01f02800
#define SUN50I_R_PIO_BASE		0x01f02c00
#define SUN50I_R_PWM_BASE		0x01f03800

#endif /* __SUN50I_MMAP_H__ */
