begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/***********************license start***************  *  Copyright (c) 2003-2008 Cavium Networks (support@cavium.com). All rights  *  reserved.  *  *  *  Redistribution and use in source and binary forms, with or without  *  modification, are permitted provided that the following conditions are  *  met:  *  *      * Redistributions of source code must retain the above copyright  *        notice, this list of conditions and the following disclaimer.  *  *      * Redistributions in binary form must reproduce the above  *        copyright notice, this list of conditions and the following  *        disclaimer in the documentation and/or other materials provided  *        with the distribution.  *  *      * Neither the name of Cavium Networks nor the names of  *        its contributors may be used to endorse or promote products  *        derived from this software without specific prior written  *        permission.  *  *  TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"  *  AND WITH ALL FAULTS AND CAVIUM NETWORKS MAKES NO PROMISES, REPRESENTATIONS  *  OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH  *  RESPECT TO THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY  *  REPRESENTATION OR DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT  *  DEFECTS, AND CAVIUM SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES  *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR  *  PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET  *  POSSESSION OR CORRESPONDENCE TO DESCRIPTION.  THE ENTIRE RISK ARISING OUT  *  OF USE OR PERFORMANCE OF THE SOFTWARE LIES WITH YOU.  *  *  *  For any questions regarding licensing please contact marketing@caviumnetworks.com  *  ***********************license end**************************************/
end_comment

begin_comment
comment|/**  * @file  *  * Interface to the TWSI / I2C bus  *  *<hr>$Revision: 41586 $<hr>  *  */
end_comment

begin_include
include|#
directive|include
file|"cvmx.h"
end_include

begin_include
include|#
directive|include
file|"cvmx-twsi.h"
end_include

begin_comment
comment|/**  * Do a twsi read from a 7 bit device address using an (optional) internal address.  * Up to 8 bytes can be read at a time.  *   * @param twsi_id   which Octeon TWSI bus to use  * @param dev_addr  Device address (7 bit)  * @param internal_addr  *                  Internal address.  Can be 0, 1 or 2 bytes in width  * @param num_bytes Number of data bytes to read  * @param ia_width_bytes  *                  Internal address size in bytes (0, 1, or 2)  * @param data      Pointer argument where the read data is returned.  *   * @return read data returned in 'data' argument  *         Number of bytes read on success  *         -1 on failure  */
end_comment

begin_function
name|int
name|cvmx_twsix_read_ia
parameter_list|(
name|int
name|twsi_id
parameter_list|,
name|uint8_t
name|dev_addr
parameter_list|,
name|uint16_t
name|internal_addr
parameter_list|,
name|int
name|num_bytes
parameter_list|,
name|int
name|ia_width_bytes
parameter_list|,
name|uint64_t
modifier|*
name|data
parameter_list|)
block|{
name|cvmx_mio_twsx_sw_twsi_t
name|sw_twsi_val
decl_stmt|;
name|cvmx_mio_twsx_sw_twsi_ext_t
name|twsi_ext
decl_stmt|;
if|if
condition|(
name|num_bytes
operator|<
literal|1
operator|||
name|num_bytes
operator|>
literal|8
operator|||
operator|!
name|data
operator|||
name|ia_width_bytes
operator|<
literal|0
operator|||
name|ia_width_bytes
operator|>
literal|2
condition|)
return|return
operator|-
literal|1
return|;
name|twsi_ext
operator|.
name|u64
operator|=
literal|0
expr_stmt|;
name|sw_twsi_val
operator|.
name|u64
operator|=
literal|0
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|v
operator|=
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|r
operator|=
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|sovr
operator|=
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|size
operator|=
name|num_bytes
operator|-
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|a
operator|=
name|dev_addr
expr_stmt|;
if|if
condition|(
name|ia_width_bytes
operator|>
literal|0
condition|)
block|{
name|sw_twsi_val
operator|.
name|s
operator|.
name|op
operator|=
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|ia
operator|=
operator|(
name|internal_addr
operator|>>
literal|3
operator|)
operator|&
literal|0x1f
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|eop_ia
operator|=
name|internal_addr
operator|&
literal|0x7
expr_stmt|;
block|}
if|if
condition|(
name|ia_width_bytes
operator|==
literal|2
condition|)
block|{
name|sw_twsi_val
operator|.
name|s
operator|.
name|eia
operator|=
literal|1
expr_stmt|;
name|twsi_ext
operator|.
name|s
operator|.
name|ia
operator|=
name|internal_addr
operator|>>
literal|8
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI_EXT
argument_list|(
name|twsi_id
argument_list|)
argument_list|,
name|twsi_ext
operator|.
name|u64
argument_list|)
expr_stmt|;
block|}
name|cvmx_write_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI
argument_list|(
name|twsi_id
argument_list|)
argument_list|,
name|sw_twsi_val
operator|.
name|u64
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
call|(
name|cvmx_mio_twsx_sw_twsi_t
call|)
argument_list|(
name|sw_twsi_val
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI
argument_list|(
name|twsi_id
argument_list|)
argument_list|)
argument_list|)
operator|)
operator|.
name|s
operator|.
name|v
condition|)
empty_stmt|;
if|if
condition|(
operator|!
name|sw_twsi_val
operator|.
name|s
operator|.
name|r
condition|)
return|return
operator|-
literal|1
return|;
operator|*
name|data
operator|=
operator|(
name|sw_twsi_val
operator|.
name|s
operator|.
name|d
operator|&
operator|(
literal|0xFFFFFFFF
operator|>>
operator|(
literal|32
operator|-
name|num_bytes
operator|*
literal|8
operator|)
operator|)
operator|)
expr_stmt|;
if|if
condition|(
name|num_bytes
operator|>
literal|4
condition|)
block|{
name|twsi_ext
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI_EXT
argument_list|(
name|twsi_id
argument_list|)
argument_list|)
expr_stmt|;
operator|*
name|data
operator||=
operator|(
call|(
name|unsigned
name|long
name|long
call|)
argument_list|(
name|twsi_ext
operator|.
name|s
operator|.
name|d
operator|&
operator|(
literal|0xFFFFFFFF
operator|>>
operator|(
literal|32
operator|-
name|num_bytes
operator|*
literal|8
operator|)
operator|)
argument_list|)
operator|<<
literal|32
operator|)
expr_stmt|;
block|}
return|return
name|num_bytes
return|;
block|}
end_function

begin_comment
comment|/**  * Read from a TWSI device (7 bit device address only) without generating any  * internal addresses.  * Read from 1-8 bytes and returns them in the data pointer.  *   * @param twsi_id   TWSI interface on Octeon to use  * @param dev_addr  TWSI device address (7 bit only)  * @param num_bytes number of bytes to read  * @param data      Pointer to data read from TWSI device  *   * @return Number of bytes read on success  *         -1 on error  */
end_comment

begin_function
name|int
name|cvmx_twsix_read
parameter_list|(
name|int
name|twsi_id
parameter_list|,
name|uint8_t
name|dev_addr
parameter_list|,
name|int
name|num_bytes
parameter_list|,
name|uint64_t
modifier|*
name|data
parameter_list|)
block|{
name|cvmx_mio_twsx_sw_twsi_t
name|sw_twsi_val
decl_stmt|;
name|cvmx_mio_twsx_sw_twsi_ext_t
name|twsi_ext
decl_stmt|;
if|if
condition|(
name|num_bytes
operator|>
literal|8
operator|||
name|num_bytes
operator|<
literal|1
condition|)
return|return
operator|-
literal|1
return|;
name|sw_twsi_val
operator|.
name|u64
operator|=
literal|0
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|v
operator|=
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|r
operator|=
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|a
operator|=
name|dev_addr
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|sovr
operator|=
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|size
operator|=
name|num_bytes
operator|-
literal|1
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI
argument_list|(
name|twsi_id
argument_list|)
argument_list|,
name|sw_twsi_val
operator|.
name|u64
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
call|(
name|cvmx_mio_twsx_sw_twsi_t
call|)
argument_list|(
name|sw_twsi_val
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI
argument_list|(
name|twsi_id
argument_list|)
argument_list|)
argument_list|)
operator|)
operator|.
name|s
operator|.
name|v
condition|)
empty_stmt|;
if|if
condition|(
operator|!
name|sw_twsi_val
operator|.
name|s
operator|.
name|r
condition|)
return|return
operator|-
literal|1
return|;
operator|*
name|data
operator|=
operator|(
name|sw_twsi_val
operator|.
name|s
operator|.
name|d
operator|&
operator|(
literal|0xFFFFFFFF
operator|>>
operator|(
literal|32
operator|-
name|num_bytes
operator|*
literal|8
operator|)
operator|)
operator|)
expr_stmt|;
if|if
condition|(
name|num_bytes
operator|>
literal|4
condition|)
block|{
name|twsi_ext
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI_EXT
argument_list|(
name|twsi_id
argument_list|)
argument_list|)
expr_stmt|;
operator|*
name|data
operator||=
operator|(
call|(
name|unsigned
name|long
name|long
call|)
argument_list|(
name|twsi_ext
operator|.
name|s
operator|.
name|d
operator|&
operator|(
literal|0xFFFFFFFF
operator|>>
operator|(
literal|32
operator|-
name|num_bytes
operator|*
literal|8
operator|)
operator|)
argument_list|)
operator|<<
literal|32
operator|)
expr_stmt|;
block|}
return|return
name|num_bytes
return|;
block|}
end_function

begin_comment
comment|/**  * Perform a twsi write operation to a 7 bit device address.  *   * Note that many eeprom devices have page restrictions regarding address boundaries  * that can be crossed in one write operation.  This is device dependent, and this routine  * does nothing in this regard.  * This command does not generate any internal addressess.  *   * @param twsi_id   Octeon TWSI interface to use  * @param dev_addr  TWSI device address  * @param num_bytes Number of bytes to write (between 1 and 8 inclusive)  * @param data      Data to write  *   * @return 0 on success  *         -1 on failure  */
end_comment

begin_function
name|int
name|cvmx_twsix_write
parameter_list|(
name|int
name|twsi_id
parameter_list|,
name|uint8_t
name|dev_addr
parameter_list|,
name|int
name|num_bytes
parameter_list|,
name|uint64_t
name|data
parameter_list|)
block|{
name|cvmx_mio_twsx_sw_twsi_t
name|sw_twsi_val
decl_stmt|;
if|if
condition|(
name|num_bytes
operator|>
literal|8
operator|||
name|num_bytes
operator|<
literal|1
condition|)
return|return
operator|-
literal|1
return|;
name|sw_twsi_val
operator|.
name|u64
operator|=
literal|0
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|v
operator|=
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|a
operator|=
name|dev_addr
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|d
operator|=
name|data
operator|&
literal|0xffffffff
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|sovr
operator|=
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|size
operator|=
name|num_bytes
operator|-
literal|1
expr_stmt|;
if|if
condition|(
name|num_bytes
operator|>
literal|4
condition|)
block|{
comment|/* Upper four bytes go into a separate register */
name|cvmx_mio_twsx_sw_twsi_ext_t
name|twsi_ext
decl_stmt|;
name|twsi_ext
operator|.
name|u64
operator|=
literal|0
expr_stmt|;
name|twsi_ext
operator|.
name|s
operator|.
name|d
operator|=
name|data
operator|>>
literal|32
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI_EXT
argument_list|(
name|twsi_id
argument_list|)
argument_list|,
name|twsi_ext
operator|.
name|u64
argument_list|)
expr_stmt|;
block|}
name|cvmx_write_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI
argument_list|(
name|twsi_id
argument_list|)
argument_list|,
name|sw_twsi_val
operator|.
name|u64
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
call|(
name|cvmx_mio_twsx_sw_twsi_t
call|)
argument_list|(
name|sw_twsi_val
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI
argument_list|(
name|twsi_id
argument_list|)
argument_list|)
argument_list|)
operator|)
operator|.
name|s
operator|.
name|v
condition|)
empty_stmt|;
if|if
condition|(
operator|!
name|sw_twsi_val
operator|.
name|s
operator|.
name|r
condition|)
return|return
operator|-
literal|1
return|;
return|return
literal|0
return|;
block|}
end_function

begin_comment
comment|/**  * Write 1-8 bytes to a TWSI device using an internal address.  *   * @param twsi_id   which TWSI interface on Octeon to use  * @param dev_addr  TWSI device address (7 bit only)  * @param internal_addr  *                  TWSI internal address (0, 8, or 16 bits)  * @param num_bytes Number of bytes to write (1-8)  * @param ia_width_bytes  *                  internal address width, in bytes (0, 1, 2)  * @param data      Data to write.  Data is written MSB first on the twsi bus, and only the lower  *                  num_bytes bytes of the argument are valid.  (If a 2 byte write is done, only  *                  the low 2 bytes of the argument is used.  *   * @return Number of bytes read on success,  *         -1 on error  */
end_comment

begin_function
name|int
name|cvmx_twsix_write_ia
parameter_list|(
name|int
name|twsi_id
parameter_list|,
name|uint8_t
name|dev_addr
parameter_list|,
name|uint16_t
name|internal_addr
parameter_list|,
name|int
name|num_bytes
parameter_list|,
name|int
name|ia_width_bytes
parameter_list|,
name|uint64_t
name|data
parameter_list|)
block|{
name|cvmx_mio_twsx_sw_twsi_t
name|sw_twsi_val
decl_stmt|;
name|cvmx_mio_twsx_sw_twsi_ext_t
name|twsi_ext
decl_stmt|;
name|int
name|to
decl_stmt|;
if|if
condition|(
name|num_bytes
operator|<
literal|1
operator|||
name|num_bytes
operator|>
literal|8
operator|||
name|ia_width_bytes
operator|<
literal|0
operator|||
name|ia_width_bytes
operator|>
literal|2
condition|)
return|return
operator|-
literal|1
return|;
name|twsi_ext
operator|.
name|u64
operator|=
literal|0
expr_stmt|;
name|sw_twsi_val
operator|.
name|u64
operator|=
literal|0
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|v
operator|=
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|sovr
operator|=
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|size
operator|=
name|num_bytes
operator|-
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|a
operator|=
name|dev_addr
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|d
operator|=
literal|0xFFFFFFFF
operator|&
name|data
expr_stmt|;
if|if
condition|(
name|ia_width_bytes
operator|>
literal|0
condition|)
block|{
name|sw_twsi_val
operator|.
name|s
operator|.
name|op
operator|=
literal|1
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|ia
operator|=
operator|(
name|internal_addr
operator|>>
literal|3
operator|)
operator|&
literal|0x1f
expr_stmt|;
name|sw_twsi_val
operator|.
name|s
operator|.
name|eop_ia
operator|=
name|internal_addr
operator|&
literal|0x7
expr_stmt|;
block|}
if|if
condition|(
name|ia_width_bytes
operator|==
literal|2
condition|)
block|{
name|sw_twsi_val
operator|.
name|s
operator|.
name|eia
operator|=
literal|1
expr_stmt|;
name|twsi_ext
operator|.
name|s
operator|.
name|ia
operator|=
name|internal_addr
operator|>>
literal|8
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI_EXT
argument_list|(
name|twsi_id
argument_list|)
argument_list|,
name|twsi_ext
operator|.
name|u64
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|num_bytes
operator|>
literal|4
condition|)
name|twsi_ext
operator|.
name|s
operator|.
name|d
operator|=
name|data
operator|>>
literal|32
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI_EXT
argument_list|(
name|twsi_id
argument_list|)
argument_list|,
name|twsi_ext
operator|.
name|u64
argument_list|)
expr_stmt|;
name|cvmx_write_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI
argument_list|(
name|twsi_id
argument_list|)
argument_list|,
name|sw_twsi_val
operator|.
name|u64
argument_list|)
expr_stmt|;
while|while
condition|(
operator|(
call|(
name|cvmx_mio_twsx_sw_twsi_t
call|)
argument_list|(
name|sw_twsi_val
operator|.
name|u64
operator|=
name|cvmx_read_csr
argument_list|(
name|CVMX_MIO_TWSX_SW_TWSI
argument_list|(
name|twsi_id
argument_list|)
argument_list|)
argument_list|)
operator|)
operator|.
name|s
operator|.
name|v
condition|)
empty_stmt|;
comment|/* Poll until reads succeed, or polling times out */
name|to
operator|=
literal|100
expr_stmt|;
while|while
condition|(
name|to
operator|--
operator|>
literal|0
condition|)
block|{
name|uint64_t
name|data
decl_stmt|;
if|if
condition|(
name|cvmx_twsix_read
argument_list|(
name|twsi_id
argument_list|,
name|dev_addr
argument_list|,
literal|1
argument_list|,
operator|&
name|data
argument_list|)
operator|>=
literal|0
condition|)
break|break;
block|}
if|if
condition|(
name|to
operator|<=
literal|0
condition|)
return|return
operator|-
literal|1
return|;
return|return
name|num_bytes
return|;
block|}
end_function

end_unit

