





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.1.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Exceptions</title>
    <meta name="description" content="iAPx86">
    
    
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><span>Previous</span></li>


          

<li><span>Up</span></li>


          

<li><span>Next</span></li>


        </ul>
      </nav>
    </header>

    <section>

      <nav class="menu box">
        <ul>
            <li>CPU</li>
            <ul>
              <li><a href="index.html">Instruction set</a></li>
              <li><a href="x86-175915.html">Registers</a></li>
              <li><a href="x86-190707.html">Protection, privilege</a></li>
              <li><a href="x86-224627.html">Exceptions</a></li>
              <li><a href="x86-225699.html">Addressing modes</a></li>
              <li><a href="x86-229455.html">Opcodes</a></li>
              
            </ul>
            <li>FPU</li>
            <ul>
              <li><a href="x86-245307.html">Instruction set</a></li>
              <li><a href="x86-307843.html">Registers, data types</a></li>
              
            </ul>
            <li>MMX</li>
            <ul>
              <li><a href="x86-318646.html">Instruction set</a></li>
              
            </ul>
        </ul>
      </nav>

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"></span><br /><span class="line"><span class="ngb">Interrupt and exception ID assignments</span></span><br /><span class="line"></span><br /><span class="line">    <span class="ngb">Identifier  Description                          Caused by</span></span><br /><span class="line">        0       Divide error                         DIV and IDIV</span><br /><span class="line">        1       Debug exceptions                     Any code or data</span><br /><span class="line">                                                     reference</span><br /><span class="line">        2       Non-maskable interrupt</span><br /><span class="line">        3       Breakpoint                           INT 3 instruction</span><br /><span class="line">        4       Overflow                             INTO instruction</span><br /><span class="line">        5       Bounds check                         BOUND instruction</span><br /><span class="line">        6       Invalid opcode                       Reserved opcodes</span><br /><span class="line">        7       Device not available                 ESC and WAIT</span><br /><span class="line">        8       Double fault                         Any instruction</span><br /><span class="line">        9       Reserved by Intel</span><br /><span class="line">                (On pre-80486 CPUs,</span><br /><span class="line">                &#34;Coprocessor Segment Overrun&#34;)</span><br /><span class="line">        10      Invalid task state segment (TSS)     JMP, CALL, IRET,</span><br /><span class="line">                                                     or an interrupt</span><br /><span class="line">        11      Segment not present                  Any instruction that</span><br /><span class="line">                                                     modifies segments</span><br /><span class="line">        12      Stack exception                      Stack operations</span><br /><span class="line">        13      General protection exception         Any code or data</span><br /><span class="line">                                                     reference</span><br /><span class="line">        14      Page fault                           Any code or data</span><br /><span class="line">                                                     reference</span><br /><span class="line">        15      Reserved by Intel</span><br /><span class="line">        16      Floating-point error                 ESC and WAIT</span><br /><span class="line">                (On pre-80486 CPUs,</span><br /><span class="line">                &#34;Coprocessor error&#34;)</span><br /><span class="line">        17      Alignment check                      Any data reference</span><br /><span class="line">        18-31   Reserved by Intel</span><br /><span class="line">        32-255  Available for user-defined           INT nn instruction</span><br /><span class="line">                maskable interrupts</span><br /></pre>
  
  
  


      </article>

    </section>

  </body>

</html>

