$comment
	File created using the following command:
		vcd file MIC1.msim.vcd -direction
$end
$date
	Fri Aug 23 21:52:34 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module register_4bit_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 4 " DATA [3:0] $end
$var reg 1 # LOAD $end
$var reg 4 $ PARALLEL [3:0] $end
$var wire 1 % OUTPUT [3] $end
$var wire 1 & OUTPUT [2] $end
$var wire 1 ' OUTPUT [1] $end
$var wire 1 ( OUTPUT [0] $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b1010 "
0#
b101 $
0(
0'
0&
0%
x)
0*
1+
x,
1-
1.
1/
$end
#50000
1#
0)
#90000
0#
1)
#190000
1!
0)
#230000
0!
1)
#350000
1#
0)
#370000
0#
1)
#890000
1#
0)
#970000
0#
1)
#1000000
