////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: K.39
//  \   \         Application: netgen
//  /   /         Filename: divider.v
// /___/   /\     Timestamp: Tue Nov 20 14:37:13 2012
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -w -sim -ofmt verilog /afs/athena.mit.edu/user/p/w/pwh/Desktop/6.111/Recorder-Hero/src/pwh_lab/rh_video_display/tmp/_cg/divider.ngc /afs/athena.mit.edu/user/p/w/pwh/Desktop/6.111/Recorder-Hero/src/pwh_lab/rh_video_display/tmp/_cg/divider.v 
// Device	: 2v6000bf957-4
// Input file	: /afs/athena.mit.edu/user/p/w/pwh/Desktop/6.111/Recorder-Hero/src/pwh_lab/rh_video_display/tmp/_cg/divider.ngc
// Output file	: /afs/athena.mit.edu/user/p/w/pwh/Desktop/6.111/Recorder-Hero/src/pwh_lab/rh_video_display/tmp/_cg/divider.v
// # of Modules	: 1
// Design Name	: divider
// Xilinx        : /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Development System Reference Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module divider (
  rfd, clk, dividend, quotient, divisor, fractional
);
  output rfd;
  input clk;
  input [24 : 0] dividend;
  output [24 : 0] quotient;
  input [24 : 0] divisor;
  output [24 : 0] fractional;
  
  // synthesis translate_off
  
  wire NlwRenamedSig_OI_rfd;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].quot_gen.quot_reg.quot_out/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].num_stages.numerator_gen.del_numer/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q ;
  wire \BU2/rdy ;
  wire NLW_VCC_P_UNCONNECTED;
  wire NLW_GND_G_UNCONNECTED;
  wire [24 : 0] dividend_2;
  wire [24 : 0] divisor_3;
  wire [24 : 0] quotient_4;
  wire [24 : 0] fractional_5;
  wire [1 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].quot_gen.quot_reg.quot_out/first_q ;
  wire [2 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].quot_gen.quot_reg.quot_out/first_q ;
  wire [3 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q ;
  wire [4 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q ;
  wire [5 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q ;
  wire [6 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q ;
  wire [16 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q ;
  wire [7 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q ;
  wire [15 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q ;
  wire [8 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q ;
  wire [14 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q ;
  wire [9 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q ;
  wire [13 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q ;
  wire [10 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q ;
  wire [12 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q ;
  wire [11 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q ;
  wire [11 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q ;
  wire [12 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q ;
  wire [10 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q ;
  wire [13 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q ;
  wire [9 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q ;
  wire [14 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q ;
  wire [8 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q ;
  wire [15 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q ;
  wire [7 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q ;
  wire [6 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q ;
  wire [5 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q ;
  wire [4 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q ;
  wire [3 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q ;
  wire [2 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/first_q ;
  wire [1 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].num_stages.numerator_gen.del_numer/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q ;
  wire [23 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q ;
  wire [22 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q ;
  wire [21 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q ;
  wire [20 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q ;
  wire [19 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q ;
  wire [18 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q ;
  wire [17 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q ;
  wire [16 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q ;
  wire [17 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q ;
  wire [18 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q ;
  wire [19 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q ;
  wire [20 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q ;
  wire [21 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q ;
  wire [23 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q ;
  wire [22 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [23 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 25] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple ;
  wire [25 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di ;
  wire [24 : 0] \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q ;
  assign
    dividend_2[24] = dividend[24],
    dividend_2[23] = dividend[23],
    dividend_2[22] = dividend[22],
    dividend_2[21] = dividend[21],
    dividend_2[20] = dividend[20],
    dividend_2[19] = dividend[19],
    dividend_2[18] = dividend[18],
    dividend_2[17] = dividend[17],
    dividend_2[16] = dividend[16],
    dividend_2[15] = dividend[15],
    dividend_2[14] = dividend[14],
    dividend_2[13] = dividend[13],
    dividend_2[12] = dividend[12],
    dividend_2[11] = dividend[11],
    dividend_2[10] = dividend[10],
    dividend_2[9] = dividend[9],
    dividend_2[8] = dividend[8],
    dividend_2[7] = dividend[7],
    dividend_2[6] = dividend[6],
    dividend_2[5] = dividend[5],
    dividend_2[4] = dividend[4],
    dividend_2[3] = dividend[3],
    dividend_2[2] = dividend[2],
    dividend_2[1] = dividend[1],
    dividend_2[0] = dividend[0],
    quotient[24] = quotient_4[24],
    quotient[23] = quotient_4[23],
    quotient[22] = quotient_4[22],
    quotient[21] = quotient_4[21],
    quotient[20] = quotient_4[20],
    quotient[19] = quotient_4[19],
    quotient[18] = quotient_4[18],
    quotient[17] = quotient_4[17],
    quotient[16] = quotient_4[16],
    quotient[15] = quotient_4[15],
    quotient[14] = quotient_4[14],
    quotient[13] = quotient_4[13],
    quotient[12] = quotient_4[12],
    quotient[11] = quotient_4[11],
    quotient[10] = quotient_4[10],
    quotient[9] = quotient_4[9],
    quotient[8] = quotient_4[8],
    quotient[7] = quotient_4[7],
    quotient[6] = quotient_4[6],
    quotient[5] = quotient_4[5],
    quotient[4] = quotient_4[4],
    quotient[3] = quotient_4[3],
    quotient[2] = quotient_4[2],
    quotient[1] = quotient_4[1],
    quotient[0] = quotient_4[0],
    divisor_3[24] = divisor[24],
    divisor_3[23] = divisor[23],
    divisor_3[22] = divisor[22],
    divisor_3[21] = divisor[21],
    divisor_3[20] = divisor[20],
    divisor_3[19] = divisor[19],
    divisor_3[18] = divisor[18],
    divisor_3[17] = divisor[17],
    divisor_3[16] = divisor[16],
    divisor_3[15] = divisor[15],
    divisor_3[14] = divisor[14],
    divisor_3[13] = divisor[13],
    divisor_3[12] = divisor[12],
    divisor_3[11] = divisor[11],
    divisor_3[10] = divisor[10],
    divisor_3[9] = divisor[9],
    divisor_3[8] = divisor[8],
    divisor_3[7] = divisor[7],
    divisor_3[6] = divisor[6],
    divisor_3[5] = divisor[5],
    divisor_3[4] = divisor[4],
    divisor_3[3] = divisor[3],
    divisor_3[2] = divisor[2],
    divisor_3[1] = divisor[1],
    divisor_3[0] = divisor[0],
    rfd = NlwRenamedSig_OI_rfd,
    fractional[24] = fractional_5[24],
    fractional[23] = fractional_5[23],
    fractional[22] = fractional_5[22],
    fractional[21] = fractional_5[21],
    fractional[20] = fractional_5[20],
    fractional[19] = fractional_5[19],
    fractional[18] = fractional_5[18],
    fractional[17] = fractional_5[17],
    fractional[16] = fractional_5[16],
    fractional[15] = fractional_5[15],
    fractional[14] = fractional_5[14],
    fractional[13] = fractional_5[13],
    fractional[12] = fractional_5[12],
    fractional[11] = fractional_5[11],
    fractional[10] = fractional_5[10],
    fractional[9] = fractional_5[9],
    fractional[8] = fractional_5[8],
    fractional[7] = fractional_5[7],
    fractional[6] = fractional_5[6],
    fractional[5] = fractional_5[5],
    fractional[4] = fractional_5[4],
    fractional[3] = fractional_5[3],
    fractional[2] = fractional_5[2],
    fractional[1] = fractional_5[1],
    fractional[0] = fractional_5[0];
  VCC   VCC_0 (
    .P(NLW_VCC_P_UNCONNECTED)
  );
  GND   GND_1 (
    .G(NLW_GND_G_UNCONNECTED)
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [0])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [10])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [11])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [12])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [13])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [14])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [15])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [16])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [17])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [18])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [19])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [1])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [20])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [21])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [22])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [23])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [2])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [3])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [4])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [5])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [6])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [7])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [8])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/inv_o1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )
,
    .O(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [9])
  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  INV 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1_INV_0  (
    .I
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q<25>_0 )

  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_24  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [23])
,
    .Q(quotient_4[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_23  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [22])
,
    .Q(quotient_4[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_22  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [21])
,
    .Q(quotient_4[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_21  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [20])
,
    .Q(quotient_4[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_20  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [19])
,
    .Q(quotient_4[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_19  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [18])
,
    .Q(quotient_4[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_18  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [17])
,
    .Q(quotient_4[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_17  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [16])
,
    .Q(quotient_4[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_16  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [15])
,
    .Q(quotient_4[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_15  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [14])
,
    .Q(quotient_4[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_14  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [13])
,
    .Q(quotient_4[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_13  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [12])
,
    .Q(quotient_4[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_12  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [11])
,
    .Q(quotient_4[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_11  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q(quotient_4[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_10  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q(quotient_4[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_9  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q(quotient_4[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_8  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q(quotient_4[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_7  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q(quotient_4[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_6  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q(quotient_4[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_5  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q(quotient_4[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_4  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q(quotient_4[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_3  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q(quotient_4[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_2  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q(quotient_4[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_1  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q(quotient_4[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/reg_quot_out.reg_quot/first_q_0  (
    .C(clk),
    .D(NlwRenamedSig_OI_rfd),
    .R
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q(quotient_4[0])
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].num_stages.numerator_gen.del_numer/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].num_stages.numerator_gen.del_numer/first_q )
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [0]),
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<0>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<1>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [1]),
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<2>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [2]),
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<3>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [3]),
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<4>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [4]),
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<5>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [5]),
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<6>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [6]),
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<7>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [7]),
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<8>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [8]),
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<9>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [9]),
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<10>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [10]),
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<11>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [11]),
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<12>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [12]),
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<13>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [13]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<14>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [14]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<15>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [15]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<16>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [16]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<17>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [17]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<18>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [18]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<19>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [19]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<20>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [20]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<21>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [21]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h6C ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<22>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [22]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<23>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [23]),
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum<24>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .I2
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [24]),
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/Mxor_halfsum_Result<25>1  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].quot_gen.quot_reg.quot_out/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].quot_gen.quot_reg.quot_out/first_q )
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].num_stages.numerator_gen.del_numer/first_q )

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_24  (
    .C(clk),
    .D(dividend_2[24]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_23  (
    .C(clk),
    .D(dividend_2[23]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_22  (
    .C(clk),
    .D(dividend_2[22]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_21  (
    .C(clk),
    .D(dividend_2[21]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_20  (
    .C(clk),
    .D(dividend_2[20]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_19  (
    .C(clk),
    .D(dividend_2[19]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_18  (
    .C(clk),
    .D(dividend_2[18]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_17  (
    .C(clk),
    .D(dividend_2[17]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_16  (
    .C(clk),
    .D(dividend_2[16]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_15  (
    .C(clk),
    .D(dividend_2[15]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_14  (
    .C(clk),
    .D(dividend_2[14]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_13  (
    .C(clk),
    .D(dividend_2[13]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_12  (
    .C(clk),
    .D(dividend_2[12]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D(dividend_2[11]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D(dividend_2[10]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D(dividend_2[9]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D(dividend_2[8]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D(dividend_2[7]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D(dividend_2[6]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D(dividend_2[5]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D(dividend_2[4]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D(dividend_2[3]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D(dividend_2[2]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D(dividend_2[1]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D(dividend_2[0]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [24])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [23])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [22])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [21])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [20])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [19])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [18])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [17])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [16])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [15])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [14])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [13])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [12])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [11])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [10])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [9])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [8])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [7])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [6])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [5])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [4])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [3])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [2])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [1])
  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [0])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_24  (
    .C(clk),
    .D(divisor_3[24]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [24])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_23  (
    .C(clk),
    .D(divisor_3[23]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_22  (
    .C(clk),
    .D(divisor_3[22]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_21  (
    .C(clk),
    .D(divisor_3[21]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_20  (
    .C(clk),
    .D(divisor_3[20]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_19  (
    .C(clk),
    .D(divisor_3[19]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_18  (
    .C(clk),
    .D(divisor_3[18]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_17  (
    .C(clk),
    .D(divisor_3[17]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_16  (
    .C(clk),
    .D(divisor_3[16]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_15  (
    .C(clk),
    .D(divisor_3[15]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_14  (
    .C(clk),
    .D(divisor_3[14]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_13  (
    .C(clk),
    .D(divisor_3[13]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_12  (
    .C(clk),
    .D(divisor_3[12]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_11  (
    .C(clk),
    .D(divisor_3[11]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_10  (
    .C(clk),
    .D(divisor_3[10]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_9  (
    .C(clk),
    .D(divisor_3[9]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_8  (
    .C(clk),
    .D(divisor_3[8]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_7  (
    .C(clk),
    .D(divisor_3[7]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_6  (
    .C(clk),
    .D(divisor_3[6]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_5  (
    .C(clk),
    .D(divisor_3[5]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_4  (
    .C(clk),
    .D(divisor_3[4]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_3  (
    .C(clk),
    .D(divisor_3[3]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_2  (
    .C(clk),
    .D(divisor_3[2]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_1  (
    .C(clk),
    .D(divisor_3[1]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q_0  (
    .C(clk),
    .D(divisor_3[0]),
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [23])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [22])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [21])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [20])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [19])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [18])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [17])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [16])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [15])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [14])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [13])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [12])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [11])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [10])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [9])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [8])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [7])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [6])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [5])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [4])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [3])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [2])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [1])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].quot_gen.quot_reg.quot_out/first_q [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].quot_gen.quot_reg.quot_out/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI(\BU2/rdy ),
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI(\BU2/rdy ),
    .S(NlwRenamedSig_OI_rfd),
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI(NlwRenamedSig_OI_rfd),
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(NlwRenamedSig_OI_rfd),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(NlwRenamedSig_OI_rfd),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [0]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [0]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [1]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [1]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].num_stages.numerator_gen.del_numer/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[2].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [2]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [2]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].num_stages.numerator_gen.del_numer/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[3].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [3]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [3]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].num_stages.numerator_gen.del_numer/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[4].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [4]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [4]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].num_stages.numerator_gen.del_numer/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[5].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [5]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [5]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].num_stages.numerator_gen.del_numer/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[6].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [6]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [6]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [7]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [7]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [8]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [8]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[9].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [9]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [9]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[10].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [10]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [10]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].num_stages.numerator_gen.del_numer/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [11]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [11]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].num_stages.numerator_gen.del_numer/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[12].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [12]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [12]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].num_stages.numerator_gen.del_numer/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[13].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [13]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [13]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].num_stages.numerator_gen.del_numer/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[14].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [14]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [14]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].num_stages.numerator_gen.del_numer/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[15].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [15]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [15]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].num_stages.numerator_gen.del_numer/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[16].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [16]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [16]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].num_stages.numerator_gen.del_numer/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[17].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [17]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [17]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].num_stages.numerator_gen.del_numer/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[18].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [18]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [18]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].num_stages.numerator_gen.del_numer/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[19].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [19]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [19]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].num_stages.numerator_gen.del_numer/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[20].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [20]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [20]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].num_stages.numerator_gen.del_numer/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[21].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [21]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [21]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].num_stages.numerator_gen.del_numer/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[22].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [22]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [22]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].num_stages.numerator_gen.del_numer/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])

  );
  FD #(
    .INIT ( 1'b1 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[23].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [25])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [23]),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/inv_o [23]),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].num_stages.numerator_gen.del_numer/first_q )
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])
,
    .Q(fractional_5[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_1  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])
,
    .Q(fractional_5[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_2  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])
,
    .Q(fractional_5[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_3  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])
,
    .Q(fractional_5[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_4  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])
,
    .Q(fractional_5[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_5  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])
,
    .Q(fractional_5[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_6  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])
,
    .Q(fractional_5[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_7  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])
,
    .Q(fractional_5[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_8  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])
,
    .Q(fractional_5[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_9  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])
,
    .Q(fractional_5[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_10  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])
,
    .Q(fractional_5[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_11  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])
,
    .Q(fractional_5[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_12  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])
,
    .Q(fractional_5[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_13  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])
,
    .Q(fractional_5[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_14  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])
,
    .Q(fractional_5[14])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_15  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])
,
    .Q(fractional_5[15])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_16  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])
,
    .Q(fractional_5[16])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_17  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])
,
    .Q(fractional_5[17])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_18  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])
,
    .Q(fractional_5[18])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_19  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])
,
    .Q(fractional_5[19])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_20  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])
,
    .Q(fractional_5[20])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_21  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])
,
    .Q(fractional_5[21])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_22  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])
,
    .Q(fractional_5[22])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_23  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])
,
    .Q(fractional_5[23])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_24  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])
,
    .Q(fractional_5[24])
  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q_25  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [24])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [24])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [24])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [23])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[23].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [23])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [23])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [23])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [22])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[22].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [22])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [22])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [22])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [21])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[21].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [21])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [21])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [21])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [20])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [20])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [20])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [20])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [19])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[19].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [19])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [19])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [19])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [18])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[18].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [18])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [18])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [18])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [17])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[17].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [17])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [17])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [17])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [16])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [16])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [16])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [16])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [15])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[15].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [15])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [15])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [15])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [14])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[14].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [14])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [14])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [14])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [13])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [13])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [13])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [13])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [12])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [12])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [12])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [12])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [11])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[11].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [11])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [11])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [11])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [10])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[10].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [10])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [10])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [10])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [9])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[9].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [9])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [9])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [9])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [8])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [8])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [8])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [8])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [7])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[7].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [7])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [7])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [7])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [6])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[6].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [6])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [6])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [6])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [5])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[5].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [5])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [5])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [5])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [4])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [4])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [4])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [4])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [3])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[3].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [3])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [3])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [3])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [2])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [2])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [2])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [2])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carryxor  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carrychaingen[1].carrymux  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [1])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [1])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [1])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.muxtop.carrymuxtop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [25])
,
    .S(\BU2/rdy ),
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_gt_1.carryxortop  (
    .CI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [24])
,
    .LI(\BU2/rdy ),
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [25])

  );
  XORCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.carryxor0  (
    .CI(\BU2/rdy ),
    .LI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/sum_simple [0])

  );
  MUXCY 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_need_mux.carrymux0  (
    .CI(\BU2/rdy ),
    .DI
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [0])
,
    .S
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/halfsum [0])
,
    .O
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [0])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.multandtop.carrymultand  (
    .I0(\BU2/rdy ),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [25])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[24].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [24]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [24])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[23].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [23]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [23])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[22].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [22]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [22])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[21].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [21]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [21])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[20].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [20]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [20])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[19].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [19]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [19])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[18].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [18]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [18])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[17].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [17]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [17])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[16].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [16]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [16])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[15].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [15]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [15])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[14].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [14]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [14])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[13].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [13]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [13])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[12].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [12]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [12])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[11].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [11]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [11])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[10].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [10]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [10])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[9].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [9]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [9])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[8].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [8]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [8])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[7].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [7]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [7])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[6].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [6]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [6])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[5].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [5]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [5])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[4].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [4]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [4])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[3].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [3]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [3])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[2].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [2]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [2])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[1].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [1]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [1])

  );
  MULT_AND 
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_simple_model.i_bypass.i_bypass_other.i_di_b_variable.i_gt_1.multandgen[0].carrymultand  (
    .I0
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/final_div.del_end_divisor/first_q [0]),
    .I1
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/div_loop[24].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q.i_simple.qreg/first_q [25])
,
    .LO
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/di [0])

  );
  FD #(
    .INIT ( 1'b0 ))
  \BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q_0  (
    .C(clk),
    .D
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/carry_simple [25])
,
    .Q
(\BU2/U0/i_synth_opt.i_nonzero_fract.i_synth/i_algo_r2_nr.i_sdivider/i_synth_option.i_synth_model/divider_blk/remd_output.adsu_sel2/add1/no_pipelining.the_addsub/i_lut4.i_lut4_addsub/i_q_c_out.i_simple.add_q_cout.q_c_outreg/first_q )

  );
  VCC   \BU2/XST_VCC  (
    .P(NlwRenamedSig_OI_rfd)
  );
  GND   \BU2/XST_GND  (
    .G(\BU2/rdy )
  );

// synthesis translate_on

endmodule

// synthesis translate_off

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

    wire GSR;
    wire GTS;
    wire PRLD;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

// synthesis translate_on
