read -sv run_verilog_mid/adder_32b_19_72_144536d94b009fc598542c075651b02a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_72_144536d94b009fc598542c075651b02a_yosys.v
