#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000129a250 .scope module, "test_sfu_check" "test_sfu_check" 2 3;
 .timescale -9 -12;
P_0000000000879050 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
P_0000000000879088 .param/l "LABEL_WIDTH" 0 2 6, +C4<00000000000000000000000000000100>;
v00000000008d1020_0 .var "clk", 0 0;
v00000000008d1b60_0 .net "flag_same_sfu", 0 0, v000000000087a3b0_0;  1 drivers
v00000000008d0c60_0 .var "rst", 0 0;
v00000000008d1340_0 .var "x_0", 7 0;
v00000000008d1980_0 .var "x_1", 7 0;
v00000000008d1a20_0 .var "x_label_0", 3 0;
v00000000008d1700_0 .var "x_label_1", 3 0;
v00000000008d1160_0 .var "x_valid", 0 0;
v00000000008d10c0_0 .net "y_0", 7 0, v00000000008c8a20_0;  1 drivers
v00000000008d1660_0 .net "y_1", 7 0, v00000000008c8ac0_0;  1 drivers
v00000000008d0ee0_0 .net "y_valid", 0 0, v00000000008c8b60_0;  1 drivers
S_0000000000875490 .scope module, "uut" "sfu_check" 2 48, 3 5 0, S_000000000129a250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "x_valid";
    .port_info 3 /INPUT 8 "x_0";
    .port_info 4 /INPUT 8 "x_1";
    .port_info 5 /INPUT 4 "x_label_0";
    .port_info 6 /INPUT 4 "x_label_1";
    .port_info 7 /OUTPUT 8 "y_0";
    .port_info 8 /OUTPUT 8 "y_1";
    .port_info 9 /OUTPUT 1 "flag_same_sfu";
    .port_info 10 /OUTPUT 1 "y_valid";
P_00000000008792d0 .param/l "DATA_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0000000000879308 .param/l "LABEL_WIDTH" 0 3 8, +C4<00000000000000000000000000000100>;
v0000000000875620_0 .net "clk", 0 0, v00000000008d1020_0;  1 drivers
v000000000087a3b0_0 .var "flag_same_sfu", 0 0;
v00000000008756c0_0 .net "rst", 0 0, v00000000008d0c60_0;  1 drivers
v0000000000875760_0 .net "x_0", 7 0, v00000000008d1340_0;  1 drivers
v0000000000875800_0 .net "x_1", 7 0, v00000000008d1980_0;  1 drivers
v00000000008c8840_0 .net "x_label_0", 3 0, v00000000008d1a20_0;  1 drivers
v00000000008c88e0_0 .net "x_label_1", 3 0, v00000000008d1700_0;  1 drivers
v00000000008c8980_0 .net "x_valid", 0 0, v00000000008d1160_0;  1 drivers
v00000000008c8a20_0 .var "y_0", 7 0;
v00000000008c8ac0_0 .var "y_1", 7 0;
v00000000008c8b60_0 .var "y_valid", 0 0;
E_00000000008672e0 .event posedge, v0000000000875620_0;
    .scope S_0000000000875490;
T_0 ;
    %wait E_00000000008672e0;
    %load/vec4 v00000000008756c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000008c8a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000008c8ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000087a3b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008c8b60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000008c8980_0;
    %assign/vec4 v00000000008c8b60_0, 0;
    %load/vec4 v00000000008c8840_0;
    %addi 1, 0, 4;
    %load/vec4 v00000000008c88e0_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000000008c8840_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000087a3b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000008c8a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000008c8a20_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000087a3b0_0, 0;
    %load/vec4 v0000000000875760_0;
    %assign/vec4 v00000000008c8a20_0, 0;
    %load/vec4 v0000000000875800_0;
    %assign/vec4 v00000000008c8a20_0, 0;
T_0.5 ;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000008c88e0_0;
    %addi 1, 0, 4;
    %load/vec4 v00000000008c8840_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v00000000008c88e0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000087a3b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000008c8a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000008c8a20_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000087a3b0_0, 0;
    %load/vec4 v0000000000875760_0;
    %assign/vec4 v00000000008c8a20_0, 0;
    %load/vec4 v0000000000875800_0;
    %assign/vec4 v00000000008c8a20_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000087a3b0_0, 0;
    %load/vec4 v0000000000875760_0;
    %assign/vec4 v00000000008c8a20_0, 0;
    %load/vec4 v0000000000875800_0;
    %assign/vec4 v00000000008c8a20_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000129a250;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d1020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d0c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d1160_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000008d1340_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000008d1980_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_000000000129a250;
T_2 ;
    %vpi_call 2 23 "$from_myhdl", v00000000008d1020_0, v00000000008d0c60_0, v00000000008d1160_0, v00000000008d1340_0, v00000000008d1980_0, v00000000008d1a20_0, v00000000008d1700_0 {0 0 0};
    %vpi_call 2 32 "$to_myhdl", v00000000008d10c0_0, v00000000008d1660_0, v00000000008d1b60_0, v00000000008d0ee0_0 {0 0 0};
    %vpi_call 2 39 "$dumpfile", "test_sfu_check.lxt" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000129a250 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_sfu_check.v";
    "../src/sfu_check.v";
