# APB-Protocol-with-SystemVerilog-Testbench
Designed and verified a complete APB master-slave system with configurable parameters using SystemVerilog; implemented constrained random verification with scoreboard-based checking.
