
USART_USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000054b8  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004054b8  004054b8  000154b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b8  20400000  004054c0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000fc  204009b8  00405e78  000209b8  2**2
                  ALLOC
  4 .stack        00002004  20400ab4  00405f74  000209b8  2**0
                  ALLOC
  5 .heap         00000200  20402ab8  00407f78  000209b8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  8 .debug_info   00012311  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000272b  00000000  00000000  00032d50  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00003da4  00000000  00000000  0003547b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000009a8  00000000  00000000  0003921f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009e8  00000000  00000000  00039bc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001fdef  00000000  00000000  0003a5af  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000a3ed  00000000  00000000  0005a39e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000936d9  00000000  00000000  0006478b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00002668  00000000  00000000  000f7e64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 2a 40 20 7d 07 40 00 7b 07 40 00 7b 07 40 00     .*@ }.@.{.@.{.@.
  400010:	7b 07 40 00 7b 07 40 00 7b 07 40 00 00 00 00 00     {.@.{.@.{.@.....
	...
  40002c:	7b 07 40 00 7b 07 40 00 00 00 00 00 7b 07 40 00     {.@.{.@.....{.@.
  40003c:	7b 07 40 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     {.@.{.@.{.@.{.@.
  40004c:	7b 07 40 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     {.@.{.@.{.@.{.@.
  40005c:	7b 07 40 00 7b 07 40 00 00 00 00 00 a1 04 40 00     {.@.{.@.......@.
  40006c:	b5 04 40 00 c9 04 40 00 7b 07 40 00 7b 07 40 00     ..@...@.{.@.{.@.
  40007c:	7b 07 40 00 dd 04 40 00 f1 04 40 00 7b 07 40 00     {.@...@...@.{.@.
  40008c:	7b 07 40 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     {.@.{.@.{.@.{.@.
  40009c:	7b 07 40 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     {.@.{.@.{.@.{.@.
  4000ac:	7b 07 40 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     {.@.{.@.{.@.{.@.
  4000bc:	7b 07 40 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     {.@.{.@.{.@.{.@.
  4000cc:	7b 07 40 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     {.@.{.@.{.@.{.@.
  4000dc:	7b 07 40 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     {.@.{.@.{.@.{.@.
  4000ec:	7b 07 40 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     {.@.{.@.{.@.{.@.
  4000fc:	7b 07 40 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     {.@.{.@.{.@.{.@.
  40010c:	7b 07 40 00 7b 07 40 00 7b 07 40 00 00 00 00 00     {.@.{.@.{.@.....
  40011c:	00 00 00 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     ....{.@.{.@.{.@.
  40012c:	7b 07 40 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     {.@.{.@.{.@.{.@.
  40013c:	7b 07 40 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     {.@.{.@.{.@.{.@.
  40014c:	7b 07 40 00 7b 07 40 00 7b 07 40 00 7b 07 40 00     {.@.{.@.{.@.{.@.
  40015c:	7b 07 40 00 7b 07 40 00 7b 07 40 00                 {.@.{.@.{.@.

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	204009b8 	.word	0x204009b8
  400184:	00000000 	.word	0x00000000
  400188:	004054c0 	.word	0x004054c0

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	004054c0 	.word	0x004054c0
  4001c8:	204009bc 	.word	0x204009bc
  4001cc:	004054c0 	.word	0x004054c0
  4001d0:	00000000 	.word	0x00000000

004001d4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4001d4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX/2);
  4001d6:	4810      	ldr	r0, [pc, #64]	; (400218 <sysclk_init+0x44>)
  4001d8:	4b10      	ldr	r3, [pc, #64]	; (40021c <sysclk_init+0x48>)
  4001da:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4001dc:	213e      	movs	r1, #62	; 0x3e
  4001de:	2000      	movs	r0, #0
  4001e0:	4b0f      	ldr	r3, [pc, #60]	; (400220 <sysclk_init+0x4c>)
  4001e2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001e4:	4c0f      	ldr	r4, [pc, #60]	; (400224 <sysclk_init+0x50>)
  4001e6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4001e8:	2800      	cmp	r0, #0
  4001ea:	d0fc      	beq.n	4001e6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4001ec:	4b0e      	ldr	r3, [pc, #56]	; (400228 <sysclk_init+0x54>)
  4001ee:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4001f0:	4a0e      	ldr	r2, [pc, #56]	; (40022c <sysclk_init+0x58>)
  4001f2:	4b0f      	ldr	r3, [pc, #60]	; (400230 <sysclk_init+0x5c>)
  4001f4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  4001f6:	4c0f      	ldr	r4, [pc, #60]	; (400234 <sysclk_init+0x60>)
  4001f8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4001fa:	2800      	cmp	r0, #0
  4001fc:	d0fc      	beq.n	4001f8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4001fe:	2002      	movs	r0, #2
  400200:	4b0d      	ldr	r3, [pc, #52]	; (400238 <sysclk_init+0x64>)
  400202:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400204:	2000      	movs	r0, #0
  400206:	4b0d      	ldr	r3, [pc, #52]	; (40023c <sysclk_init+0x68>)
  400208:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40020a:	4b0d      	ldr	r3, [pc, #52]	; (400240 <sysclk_init+0x6c>)
  40020c:	4798      	blx	r3

	/* Set a flash wait state depending on the master clock frequency */
	system_init_flash(sysclk_get_cpu_hz() / CONFIG_SYSCLK_DIV);
  40020e:	4802      	ldr	r0, [pc, #8]	; (400218 <sysclk_init+0x44>)
  400210:	4b02      	ldr	r3, [pc, #8]	; (40021c <sysclk_init+0x48>)
  400212:	4798      	blx	r3
  400214:	bd10      	pop	{r4, pc}
  400216:	bf00      	nop
  400218:	08f0d180 	.word	0x08f0d180
  40021c:	00400951 	.word	0x00400951
  400220:	004005a1 	.word	0x004005a1
  400224:	004005f5 	.word	0x004005f5
  400228:	00400605 	.word	0x00400605
  40022c:	20183f01 	.word	0x20183f01
  400230:	400e0600 	.word	0x400e0600
  400234:	00400615 	.word	0x00400615
  400238:	00400505 	.word	0x00400505
  40023c:	0040053d 	.word	0x0040053d
  400240:	00400845 	.word	0x00400845

00400244 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400248:	b980      	cbnz	r0, 40026c <_read+0x28>
  40024a:	460c      	mov	r4, r1
  40024c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40024e:	2a00      	cmp	r2, #0
  400250:	dd0f      	ble.n	400272 <_read+0x2e>
  400252:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400254:	4e08      	ldr	r6, [pc, #32]	; (400278 <_read+0x34>)
  400256:	4d09      	ldr	r5, [pc, #36]	; (40027c <_read+0x38>)
  400258:	6830      	ldr	r0, [r6, #0]
  40025a:	4621      	mov	r1, r4
  40025c:	682b      	ldr	r3, [r5, #0]
  40025e:	4798      	blx	r3
		ptr++;
  400260:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400262:	42bc      	cmp	r4, r7
  400264:	d1f8      	bne.n	400258 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400266:	4640      	mov	r0, r8
  400268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40026c:	f04f 38ff 	mov.w	r8, #4294967295
  400270:	e7f9      	b.n	400266 <_read+0x22>
	for (; len > 0; --len) {
  400272:	4680      	mov	r8, r0
  400274:	e7f7      	b.n	400266 <_read+0x22>
  400276:	bf00      	nop
  400278:	20400a88 	.word	0x20400a88
  40027c:	20400a80 	.word	0x20400a80

00400280 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400280:	3801      	subs	r0, #1
  400282:	2802      	cmp	r0, #2
  400284:	d815      	bhi.n	4002b2 <_write+0x32>
{
  400286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40028a:	460e      	mov	r6, r1
  40028c:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  40028e:	b19a      	cbz	r2, 4002b8 <_write+0x38>
  400290:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400292:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4002cc <_write+0x4c>
  400296:	4f0c      	ldr	r7, [pc, #48]	; (4002c8 <_write+0x48>)
  400298:	f8d8 0000 	ldr.w	r0, [r8]
  40029c:	f815 1b01 	ldrb.w	r1, [r5], #1
  4002a0:	683b      	ldr	r3, [r7, #0]
  4002a2:	4798      	blx	r3
  4002a4:	2800      	cmp	r0, #0
  4002a6:	db0a      	blt.n	4002be <_write+0x3e>
  4002a8:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4002aa:	3c01      	subs	r4, #1
  4002ac:	d1f4      	bne.n	400298 <_write+0x18>
  4002ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002b2:	f04f 30ff 	mov.w	r0, #4294967295
  4002b6:	4770      	bx	lr
	for (; len != 0; --len) {
  4002b8:	4610      	mov	r0, r2
  4002ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4002be:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4002c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4002c6:	bf00      	nop
  4002c8:	20400a84 	.word	0x20400a84
  4002cc:	20400a88 	.word	0x20400a88

004002d0 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4002d0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4002d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4002d6:	4b54      	ldr	r3, [pc, #336]	; (400428 <board_init+0x158>)
  4002d8:	605a      	str	r2, [r3, #4]
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4002da:	f5a3 6345 	sub.w	r3, r3, #3152	; 0xc50
  4002de:	4a53      	ldr	r2, [pc, #332]	; (40042c <board_init+0x15c>)
  4002e0:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4002e2:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
  4002e6:	605a      	str	r2, [r3, #4]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4002e8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4002ec:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  4002f0:	4b4f      	ldr	r3, [pc, #316]	; (400430 <board_init+0x160>)
  4002f2:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  4002f6:	f022 0201 	bic.w	r2, r2, #1
  4002fa:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4002fe:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400302:	f022 0201 	bic.w	r2, r2, #1
  400306:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb 0xF":::"memory");
  40030a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40030e:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400312:	200a      	movs	r0, #10
  400314:	4c47      	ldr	r4, [pc, #284]	; (400434 <board_init+0x164>)
  400316:	47a0      	blx	r4
  400318:	200b      	movs	r0, #11
  40031a:	47a0      	blx	r4
  40031c:	200c      	movs	r0, #12
  40031e:	47a0      	blx	r4
  400320:	2010      	movs	r0, #16
  400322:	47a0      	blx	r4
  400324:	2011      	movs	r0, #17
  400326:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400328:	4b43      	ldr	r3, [pc, #268]	; (400438 <board_init+0x168>)
  40032a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40032e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400330:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400334:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400336:	4941      	ldr	r1, [pc, #260]	; (40043c <board_init+0x16c>)
  400338:	f44f 7200 	mov.w	r2, #512	; 0x200
  40033c:	610a      	str	r2, [r1, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40033e:	f8c1 20a0 	str.w	r2, [r1, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400342:	630a      	str	r2, [r1, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400344:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400346:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  40034a:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  40034c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400350:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400352:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400354:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400358:	6f19      	ldr	r1, [r3, #112]	; 0x70
  40035a:	f421 7100 	bic.w	r1, r1, #512	; 0x200
  40035e:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400360:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400362:	f421 7100 	bic.w	r1, r1, #512	; 0x200
  400366:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400368:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40036c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400370:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400374:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400378:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40037a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40037e:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400380:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400382:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400386:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400388:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40038c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40038e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400390:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400394:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400396:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400398:	4a29      	ldr	r2, [pc, #164]	; (400440 <board_init+0x170>)
  40039a:	f8d2 3114 	ldr.w	r3, [r2, #276]	; 0x114
  40039e:	f043 0310 	orr.w	r3, r3, #16
  4003a2:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
		base->PIO_PUDR = mask;
  4003a6:	4b27      	ldr	r3, [pc, #156]	; (400444 <board_init+0x174>)
  4003a8:	2210      	movs	r2, #16
  4003aa:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003ac:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003b0:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003b2:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003b4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4003b8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003ba:	4311      	orrs	r1, r2
  4003bc:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4003be:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003c0:	4311      	orrs	r1, r2
  4003c2:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003c4:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  4003c6:	2201      	movs	r2, #1
  4003c8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003ca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003ce:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003d0:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4003d6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003d8:	f021 0101 	bic.w	r1, r1, #1
  4003dc:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4003de:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4003e0:	4311      	orrs	r1, r2
  4003e2:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4003e4:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  4003e6:	2202      	movs	r2, #2
  4003e8:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4003ea:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003ee:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003f0:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003f2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4003f6:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4003f8:	f021 0102 	bic.w	r1, r1, #2
  4003fc:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  4003fe:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400400:	4311      	orrs	r1, r2
  400402:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400404:	605a      	str	r2, [r3, #4]
		base->PIO_PUDR = mask;
  400406:	2208      	movs	r2, #8
  400408:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40040a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40040e:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400410:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400412:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400416:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400418:	f021 0108 	bic.w	r1, r1, #8
  40041c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40041e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400420:	4311      	orrs	r1, r2
  400422:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400424:	605a      	str	r2, [r3, #4]
  400426:	bd10      	pop	{r4, pc}
  400428:	400e1850 	.word	0x400e1850
  40042c:	5a00080c 	.word	0x5a00080c
  400430:	e000ed00 	.word	0xe000ed00
  400434:	00400625 	.word	0x00400625
  400438:	400e0e00 	.word	0x400e0e00
  40043c:	400e1200 	.word	0x400e1200
  400440:	40088000 	.word	0x40088000
  400444:	400e1000 	.word	0x400e1000

00400448 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400448:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40044a:	4770      	bx	lr

0040044c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40044c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40044e:	4770      	bx	lr

00400450 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400454:	4604      	mov	r4, r0
  400456:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400458:	4b0e      	ldr	r3, [pc, #56]	; (400494 <pio_handler_process+0x44>)
  40045a:	4798      	blx	r3
  40045c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40045e:	4620      	mov	r0, r4
  400460:	4b0d      	ldr	r3, [pc, #52]	; (400498 <pio_handler_process+0x48>)
  400462:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400464:	4005      	ands	r5, r0
  400466:	d013      	beq.n	400490 <pio_handler_process+0x40>
  400468:	4c0c      	ldr	r4, [pc, #48]	; (40049c <pio_handler_process+0x4c>)
  40046a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40046e:	e003      	b.n	400478 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400470:	42b4      	cmp	r4, r6
  400472:	d00d      	beq.n	400490 <pio_handler_process+0x40>
  400474:	3410      	adds	r4, #16
		while (status != 0) {
  400476:	b15d      	cbz	r5, 400490 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400478:	6820      	ldr	r0, [r4, #0]
  40047a:	4540      	cmp	r0, r8
  40047c:	d1f8      	bne.n	400470 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40047e:	6861      	ldr	r1, [r4, #4]
  400480:	4229      	tst	r1, r5
  400482:	d0f5      	beq.n	400470 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400484:	68e3      	ldr	r3, [r4, #12]
  400486:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400488:	6863      	ldr	r3, [r4, #4]
  40048a:	ea25 0503 	bic.w	r5, r5, r3
  40048e:	e7ef      	b.n	400470 <pio_handler_process+0x20>
  400490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400494:	00400449 	.word	0x00400449
  400498:	0040044d 	.word	0x0040044d
  40049c:	204009d4 	.word	0x204009d4

004004a0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4004a0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4004a2:	210a      	movs	r1, #10
  4004a4:	4801      	ldr	r0, [pc, #4]	; (4004ac <PIOA_Handler+0xc>)
  4004a6:	4b02      	ldr	r3, [pc, #8]	; (4004b0 <PIOA_Handler+0x10>)
  4004a8:	4798      	blx	r3
  4004aa:	bd08      	pop	{r3, pc}
  4004ac:	400e0e00 	.word	0x400e0e00
  4004b0:	00400451 	.word	0x00400451

004004b4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4004b4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4004b6:	210b      	movs	r1, #11
  4004b8:	4801      	ldr	r0, [pc, #4]	; (4004c0 <PIOB_Handler+0xc>)
  4004ba:	4b02      	ldr	r3, [pc, #8]	; (4004c4 <PIOB_Handler+0x10>)
  4004bc:	4798      	blx	r3
  4004be:	bd08      	pop	{r3, pc}
  4004c0:	400e1000 	.word	0x400e1000
  4004c4:	00400451 	.word	0x00400451

004004c8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4004c8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4004ca:	210c      	movs	r1, #12
  4004cc:	4801      	ldr	r0, [pc, #4]	; (4004d4 <PIOC_Handler+0xc>)
  4004ce:	4b02      	ldr	r3, [pc, #8]	; (4004d8 <PIOC_Handler+0x10>)
  4004d0:	4798      	blx	r3
  4004d2:	bd08      	pop	{r3, pc}
  4004d4:	400e1200 	.word	0x400e1200
  4004d8:	00400451 	.word	0x00400451

004004dc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4004dc:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  4004de:	2110      	movs	r1, #16
  4004e0:	4801      	ldr	r0, [pc, #4]	; (4004e8 <PIOD_Handler+0xc>)
  4004e2:	4b02      	ldr	r3, [pc, #8]	; (4004ec <PIOD_Handler+0x10>)
  4004e4:	4798      	blx	r3
  4004e6:	bd08      	pop	{r3, pc}
  4004e8:	400e1400 	.word	0x400e1400
  4004ec:	00400451 	.word	0x00400451

004004f0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  4004f0:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  4004f2:	2111      	movs	r1, #17
  4004f4:	4801      	ldr	r0, [pc, #4]	; (4004fc <PIOE_Handler+0xc>)
  4004f6:	4b02      	ldr	r3, [pc, #8]	; (400500 <PIOE_Handler+0x10>)
  4004f8:	4798      	blx	r3
  4004fa:	bd08      	pop	{r3, pc}
  4004fc:	400e1600 	.word	0x400e1600
  400500:	00400451 	.word	0x00400451

00400504 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400504:	2803      	cmp	r0, #3
  400506:	d011      	beq.n	40052c <pmc_mck_set_division+0x28>
  400508:	2804      	cmp	r0, #4
  40050a:	d012      	beq.n	400532 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40050c:	2802      	cmp	r0, #2
  40050e:	bf0c      	ite	eq
  400510:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400514:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400516:	4a08      	ldr	r2, [pc, #32]	; (400538 <pmc_mck_set_division+0x34>)
  400518:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40051a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  40051e:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400520:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400522:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400524:	f013 0f08 	tst.w	r3, #8
  400528:	d0fb      	beq.n	400522 <pmc_mck_set_division+0x1e>
}
  40052a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40052c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400530:	e7f1      	b.n	400516 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400532:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400536:	e7ee      	b.n	400516 <pmc_mck_set_division+0x12>
  400538:	400e0600 	.word	0x400e0600

0040053c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40053c:	4a17      	ldr	r2, [pc, #92]	; (40059c <pmc_switch_mck_to_pllack+0x60>)
  40053e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400540:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400544:	4318      	orrs	r0, r3
  400546:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400548:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40054a:	f013 0f08 	tst.w	r3, #8
  40054e:	d10a      	bne.n	400566 <pmc_switch_mck_to_pllack+0x2a>
  400550:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400554:	4911      	ldr	r1, [pc, #68]	; (40059c <pmc_switch_mck_to_pllack+0x60>)
  400556:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400558:	f012 0f08 	tst.w	r2, #8
  40055c:	d103      	bne.n	400566 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40055e:	3b01      	subs	r3, #1
  400560:	d1f9      	bne.n	400556 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400562:	2001      	movs	r0, #1
  400564:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400566:	4a0d      	ldr	r2, [pc, #52]	; (40059c <pmc_switch_mck_to_pllack+0x60>)
  400568:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40056a:	f023 0303 	bic.w	r3, r3, #3
  40056e:	f043 0302 	orr.w	r3, r3, #2
  400572:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400574:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400576:	f013 0f08 	tst.w	r3, #8
  40057a:	d10a      	bne.n	400592 <pmc_switch_mck_to_pllack+0x56>
  40057c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400580:	4906      	ldr	r1, [pc, #24]	; (40059c <pmc_switch_mck_to_pllack+0x60>)
  400582:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400584:	f012 0f08 	tst.w	r2, #8
  400588:	d105      	bne.n	400596 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40058a:	3b01      	subs	r3, #1
  40058c:	d1f9      	bne.n	400582 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40058e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400590:	4770      	bx	lr
	return 0;
  400592:	2000      	movs	r0, #0
  400594:	4770      	bx	lr
  400596:	2000      	movs	r0, #0
  400598:	4770      	bx	lr
  40059a:	bf00      	nop
  40059c:	400e0600 	.word	0x400e0600

004005a0 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4005a0:	b9a0      	cbnz	r0, 4005cc <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4005a2:	480e      	ldr	r0, [pc, #56]	; (4005dc <pmc_switch_mainck_to_xtal+0x3c>)
  4005a4:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4005a6:	0209      	lsls	r1, r1, #8
  4005a8:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4005aa:	4a0d      	ldr	r2, [pc, #52]	; (4005e0 <pmc_switch_mainck_to_xtal+0x40>)
  4005ac:	401a      	ands	r2, r3
  4005ae:	4b0d      	ldr	r3, [pc, #52]	; (4005e4 <pmc_switch_mainck_to_xtal+0x44>)
  4005b0:	4313      	orrs	r3, r2
  4005b2:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4005b4:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4005b6:	4602      	mov	r2, r0
  4005b8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4005ba:	f013 0f01 	tst.w	r3, #1
  4005be:	d0fb      	beq.n	4005b8 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4005c0:	4a06      	ldr	r2, [pc, #24]	; (4005dc <pmc_switch_mainck_to_xtal+0x3c>)
  4005c2:	6a11      	ldr	r1, [r2, #32]
  4005c4:	4b08      	ldr	r3, [pc, #32]	; (4005e8 <pmc_switch_mainck_to_xtal+0x48>)
  4005c6:	430b      	orrs	r3, r1
  4005c8:	6213      	str	r3, [r2, #32]
  4005ca:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4005cc:	4903      	ldr	r1, [pc, #12]	; (4005dc <pmc_switch_mainck_to_xtal+0x3c>)
  4005ce:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4005d0:	4a06      	ldr	r2, [pc, #24]	; (4005ec <pmc_switch_mainck_to_xtal+0x4c>)
  4005d2:	401a      	ands	r2, r3
  4005d4:	4b06      	ldr	r3, [pc, #24]	; (4005f0 <pmc_switch_mainck_to_xtal+0x50>)
  4005d6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4005d8:	620b      	str	r3, [r1, #32]
  4005da:	4770      	bx	lr
  4005dc:	400e0600 	.word	0x400e0600
  4005e0:	ffc8fffc 	.word	0xffc8fffc
  4005e4:	00370001 	.word	0x00370001
  4005e8:	01370000 	.word	0x01370000
  4005ec:	fec8fffc 	.word	0xfec8fffc
  4005f0:	01370002 	.word	0x01370002

004005f4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4005f4:	4b02      	ldr	r3, [pc, #8]	; (400600 <pmc_osc_is_ready_mainck+0xc>)
  4005f6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4005f8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4005fc:	4770      	bx	lr
  4005fe:	bf00      	nop
  400600:	400e0600 	.word	0x400e0600

00400604 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400604:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400608:	4b01      	ldr	r3, [pc, #4]	; (400610 <pmc_disable_pllack+0xc>)
  40060a:	629a      	str	r2, [r3, #40]	; 0x28
  40060c:	4770      	bx	lr
  40060e:	bf00      	nop
  400610:	400e0600 	.word	0x400e0600

00400614 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400614:	4b02      	ldr	r3, [pc, #8]	; (400620 <pmc_is_locked_pllack+0xc>)
  400616:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400618:	f000 0002 	and.w	r0, r0, #2
  40061c:	4770      	bx	lr
  40061e:	bf00      	nop
  400620:	400e0600 	.word	0x400e0600

00400624 <pmc_enable_periph_clk>:
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  400624:	f000 007f 	and.w	r0, r0, #127	; 0x7f
  400628:	4b05      	ldr	r3, [pc, #20]	; (400640 <pmc_enable_periph_clk+0x1c>)
  40062a:	f8c3 010c 	str.w	r0, [r3, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  40062e:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
  400632:	f042 2210 	orr.w	r2, r2, #268439552	; 0x10001000
	PMC->PMC_PCR = pcr;
  400636:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  40063a:	2000      	movs	r0, #0
  40063c:	4770      	bx	lr
  40063e:	bf00      	nop
  400640:	400e0600 	.word	0x400e0600

00400644 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400644:	6943      	ldr	r3, [r0, #20]
  400646:	f013 0f02 	tst.w	r3, #2
  40064a:	d002      	beq.n	400652 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40064c:	61c1      	str	r1, [r0, #28]
	return 0;
  40064e:	2000      	movs	r0, #0
  400650:	4770      	bx	lr
		return 1;
  400652:	2001      	movs	r0, #1
}
  400654:	4770      	bx	lr

00400656 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400656:	6943      	ldr	r3, [r0, #20]
  400658:	f013 0f01 	tst.w	r3, #1
  40065c:	d003      	beq.n	400666 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40065e:	6983      	ldr	r3, [r0, #24]
  400660:	700b      	strb	r3, [r1, #0]
	return 0;
  400662:	2000      	movs	r0, #0
  400664:	4770      	bx	lr
		return 1;
  400666:	2001      	movs	r0, #1
}
  400668:	4770      	bx	lr

0040066a <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40066a:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  40066c:	010b      	lsls	r3, r1, #4
  40066e:	4293      	cmp	r3, r2
  400670:	d914      	bls.n	40069c <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400672:	00c9      	lsls	r1, r1, #3
  400674:	084b      	lsrs	r3, r1, #1
  400676:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40067a:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  40067e:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400680:	1e5c      	subs	r4, r3, #1
  400682:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400686:	428c      	cmp	r4, r1
  400688:	d901      	bls.n	40068e <usart_set_async_baudrate+0x24>
		return 1;
  40068a:	2001      	movs	r0, #1
  40068c:	e017      	b.n	4006be <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  40068e:	6841      	ldr	r1, [r0, #4]
  400690:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400694:	6041      	str	r1, [r0, #4]
  400696:	e00c      	b.n	4006b2 <usart_set_async_baudrate+0x48>
		return 1;
  400698:	2001      	movs	r0, #1
  40069a:	e010      	b.n	4006be <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40069c:	0859      	lsrs	r1, r3, #1
  40069e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  4006a2:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  4006a6:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4006a8:	1e5c      	subs	r4, r3, #1
  4006aa:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4006ae:	428c      	cmp	r4, r1
  4006b0:	d8f2      	bhi.n	400698 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4006b2:	0412      	lsls	r2, r2, #16
  4006b4:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4006b8:	431a      	orrs	r2, r3
  4006ba:	6202      	str	r2, [r0, #32]

	return 0;
  4006bc:	2000      	movs	r0, #0
}
  4006be:	f85d 4b04 	ldr.w	r4, [sp], #4
  4006c2:	4770      	bx	lr

004006c4 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4006c4:	4b08      	ldr	r3, [pc, #32]	; (4006e8 <usart_reset+0x24>)
  4006c6:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  4006ca:	2300      	movs	r3, #0
  4006cc:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4006ce:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4006d0:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4006d2:	2388      	movs	r3, #136	; 0x88
  4006d4:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4006d6:	2324      	movs	r3, #36	; 0x24
  4006d8:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4006da:	f44f 7380 	mov.w	r3, #256	; 0x100
  4006de:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4006e0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4006e4:	6003      	str	r3, [r0, #0]
  4006e6:	4770      	bx	lr
  4006e8:	55534100 	.word	0x55534100

004006ec <usart_init_rs232>:
{
  4006ec:	b570      	push	{r4, r5, r6, lr}
  4006ee:	4605      	mov	r5, r0
  4006f0:	460c      	mov	r4, r1
  4006f2:	4616      	mov	r6, r2
	usart_reset(p_usart);
  4006f4:	4b0f      	ldr	r3, [pc, #60]	; (400734 <usart_init_rs232+0x48>)
  4006f6:	4798      	blx	r3
	ul_reg_val = 0;
  4006f8:	2200      	movs	r2, #0
  4006fa:	4b0f      	ldr	r3, [pc, #60]	; (400738 <usart_init_rs232+0x4c>)
  4006fc:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4006fe:	b1a4      	cbz	r4, 40072a <usart_init_rs232+0x3e>
  400700:	4632      	mov	r2, r6
  400702:	6821      	ldr	r1, [r4, #0]
  400704:	4628      	mov	r0, r5
  400706:	4b0d      	ldr	r3, [pc, #52]	; (40073c <usart_init_rs232+0x50>)
  400708:	4798      	blx	r3
  40070a:	4602      	mov	r2, r0
  40070c:	b978      	cbnz	r0, 40072e <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40070e:	6863      	ldr	r3, [r4, #4]
  400710:	68a1      	ldr	r1, [r4, #8]
  400712:	430b      	orrs	r3, r1
  400714:	6921      	ldr	r1, [r4, #16]
  400716:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400718:	68e1      	ldr	r1, [r4, #12]
  40071a:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40071c:	4906      	ldr	r1, [pc, #24]	; (400738 <usart_init_rs232+0x4c>)
  40071e:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  400720:	6869      	ldr	r1, [r5, #4]
  400722:	430b      	orrs	r3, r1
  400724:	606b      	str	r3, [r5, #4]
}
  400726:	4610      	mov	r0, r2
  400728:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  40072a:	2201      	movs	r2, #1
  40072c:	e7fb      	b.n	400726 <usart_init_rs232+0x3a>
  40072e:	2201      	movs	r2, #1
  400730:	e7f9      	b.n	400726 <usart_init_rs232+0x3a>
  400732:	bf00      	nop
  400734:	004006c5 	.word	0x004006c5
  400738:	20400a44 	.word	0x20400a44
  40073c:	0040066b 	.word	0x0040066b

00400740 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  400740:	2340      	movs	r3, #64	; 0x40
  400742:	6003      	str	r3, [r0, #0]
  400744:	4770      	bx	lr

00400746 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  400746:	2310      	movs	r3, #16
  400748:	6003      	str	r3, [r0, #0]
  40074a:	4770      	bx	lr

0040074c <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40074c:	6943      	ldr	r3, [r0, #20]
  40074e:	f013 0f02 	tst.w	r3, #2
  400752:	d004      	beq.n	40075e <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  400754:	f3c1 0108 	ubfx	r1, r1, #0, #9
  400758:	61c1      	str	r1, [r0, #28]
	return 0;
  40075a:	2000      	movs	r0, #0
  40075c:	4770      	bx	lr
		return 1;
  40075e:	2001      	movs	r0, #1
}
  400760:	4770      	bx	lr

00400762 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400762:	6943      	ldr	r3, [r0, #20]
  400764:	f013 0f01 	tst.w	r3, #1
  400768:	d005      	beq.n	400776 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40076a:	6983      	ldr	r3, [r0, #24]
  40076c:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400770:	600b      	str	r3, [r1, #0]
	return 0;
  400772:	2000      	movs	r0, #0
  400774:	4770      	bx	lr
		return 1;
  400776:	2001      	movs	r0, #1
}
  400778:	4770      	bx	lr

0040077a <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40077a:	e7fe      	b.n	40077a <Dummy_Handler>

0040077c <Reset_Handler>:
{
  40077c:	b500      	push	{lr}
  40077e:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400780:	4b25      	ldr	r3, [pc, #148]	; (400818 <Reset_Handler+0x9c>)
  400782:	4a26      	ldr	r2, [pc, #152]	; (40081c <Reset_Handler+0xa0>)
  400784:	429a      	cmp	r2, r3
  400786:	d010      	beq.n	4007aa <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400788:	4b25      	ldr	r3, [pc, #148]	; (400820 <Reset_Handler+0xa4>)
  40078a:	4a23      	ldr	r2, [pc, #140]	; (400818 <Reset_Handler+0x9c>)
  40078c:	429a      	cmp	r2, r3
  40078e:	d20c      	bcs.n	4007aa <Reset_Handler+0x2e>
  400790:	3b01      	subs	r3, #1
  400792:	1a9b      	subs	r3, r3, r2
  400794:	f023 0303 	bic.w	r3, r3, #3
  400798:	3304      	adds	r3, #4
  40079a:	4413      	add	r3, r2
  40079c:	491f      	ldr	r1, [pc, #124]	; (40081c <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40079e:	f851 0b04 	ldr.w	r0, [r1], #4
  4007a2:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4007a6:	429a      	cmp	r2, r3
  4007a8:	d1f9      	bne.n	40079e <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4007aa:	4b1e      	ldr	r3, [pc, #120]	; (400824 <Reset_Handler+0xa8>)
  4007ac:	4a1e      	ldr	r2, [pc, #120]	; (400828 <Reset_Handler+0xac>)
  4007ae:	429a      	cmp	r2, r3
  4007b0:	d20a      	bcs.n	4007c8 <Reset_Handler+0x4c>
  4007b2:	3b01      	subs	r3, #1
  4007b4:	1a9b      	subs	r3, r3, r2
  4007b6:	f023 0303 	bic.w	r3, r3, #3
  4007ba:	3304      	adds	r3, #4
  4007bc:	4413      	add	r3, r2
                *pDest++ = 0;
  4007be:	2100      	movs	r1, #0
  4007c0:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4007c4:	4293      	cmp	r3, r2
  4007c6:	d1fb      	bne.n	4007c0 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4007c8:	4a18      	ldr	r2, [pc, #96]	; (40082c <Reset_Handler+0xb0>)
  4007ca:	4b19      	ldr	r3, [pc, #100]	; (400830 <Reset_Handler+0xb4>)
  4007cc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4007d0:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  4007d2:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4007d6:	fab3 f383 	clz	r3, r3
  4007da:	095b      	lsrs	r3, r3, #5
  4007dc:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4007de:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4007e0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4007e4:	2200      	movs	r2, #0
  4007e6:	4b13      	ldr	r3, [pc, #76]	; (400834 <Reset_Handler+0xb8>)
  4007e8:	701a      	strb	r2, [r3, #0]
	return flags;
  4007ea:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4007ec:	4a12      	ldr	r2, [pc, #72]	; (400838 <Reset_Handler+0xbc>)
  4007ee:	6813      	ldr	r3, [r2, #0]
  4007f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4007f4:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  4007f6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4007fa:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4007fe:	b129      	cbz	r1, 40080c <Reset_Handler+0x90>
		cpu_irq_enable();
  400800:	2201      	movs	r2, #1
  400802:	4b0c      	ldr	r3, [pc, #48]	; (400834 <Reset_Handler+0xb8>)
  400804:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  400806:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40080a:	b662      	cpsie	i
        __libc_init_array();
  40080c:	4b0b      	ldr	r3, [pc, #44]	; (40083c <Reset_Handler+0xc0>)
  40080e:	4798      	blx	r3
        main();
  400810:	4b0b      	ldr	r3, [pc, #44]	; (400840 <Reset_Handler+0xc4>)
  400812:	4798      	blx	r3
  400814:	e7fe      	b.n	400814 <Reset_Handler+0x98>
  400816:	bf00      	nop
  400818:	20400000 	.word	0x20400000
  40081c:	004054c0 	.word	0x004054c0
  400820:	204009b8 	.word	0x204009b8
  400824:	20400ab4 	.word	0x20400ab4
  400828:	204009b8 	.word	0x204009b8
  40082c:	e000ed00 	.word	0xe000ed00
  400830:	00400000 	.word	0x00400000
  400834:	20400000 	.word	0x20400000
  400838:	e000ed88 	.word	0xe000ed88
  40083c:	00400cb1 	.word	0x00400cb1
  400840:	00400bdd 	.word	0x00400bdd

00400844 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400844:	4b3b      	ldr	r3, [pc, #236]	; (400934 <SystemCoreClockUpdate+0xf0>)
  400846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400848:	f003 0303 	and.w	r3, r3, #3
  40084c:	2b01      	cmp	r3, #1
  40084e:	d01d      	beq.n	40088c <SystemCoreClockUpdate+0x48>
  400850:	b183      	cbz	r3, 400874 <SystemCoreClockUpdate+0x30>
  400852:	2b02      	cmp	r3, #2
  400854:	d036      	beq.n	4008c4 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400856:	4b37      	ldr	r3, [pc, #220]	; (400934 <SystemCoreClockUpdate+0xf0>)
  400858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40085a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40085e:	2b70      	cmp	r3, #112	; 0x70
  400860:	d05f      	beq.n	400922 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400862:	4b34      	ldr	r3, [pc, #208]	; (400934 <SystemCoreClockUpdate+0xf0>)
  400864:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400866:	4934      	ldr	r1, [pc, #208]	; (400938 <SystemCoreClockUpdate+0xf4>)
  400868:	f3c2 1202 	ubfx	r2, r2, #4, #3
  40086c:	680b      	ldr	r3, [r1, #0]
  40086e:	40d3      	lsrs	r3, r2
  400870:	600b      	str	r3, [r1, #0]
  400872:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400874:	4b31      	ldr	r3, [pc, #196]	; (40093c <SystemCoreClockUpdate+0xf8>)
  400876:	695b      	ldr	r3, [r3, #20]
  400878:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40087c:	bf14      	ite	ne
  40087e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400882:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400886:	4b2c      	ldr	r3, [pc, #176]	; (400938 <SystemCoreClockUpdate+0xf4>)
  400888:	601a      	str	r2, [r3, #0]
  40088a:	e7e4      	b.n	400856 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40088c:	4b29      	ldr	r3, [pc, #164]	; (400934 <SystemCoreClockUpdate+0xf0>)
  40088e:	6a1b      	ldr	r3, [r3, #32]
  400890:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400894:	d003      	beq.n	40089e <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400896:	4a2a      	ldr	r2, [pc, #168]	; (400940 <SystemCoreClockUpdate+0xfc>)
  400898:	4b27      	ldr	r3, [pc, #156]	; (400938 <SystemCoreClockUpdate+0xf4>)
  40089a:	601a      	str	r2, [r3, #0]
  40089c:	e7db      	b.n	400856 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40089e:	4a29      	ldr	r2, [pc, #164]	; (400944 <SystemCoreClockUpdate+0x100>)
  4008a0:	4b25      	ldr	r3, [pc, #148]	; (400938 <SystemCoreClockUpdate+0xf4>)
  4008a2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4008a4:	4b23      	ldr	r3, [pc, #140]	; (400934 <SystemCoreClockUpdate+0xf0>)
  4008a6:	6a1b      	ldr	r3, [r3, #32]
  4008a8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4008ac:	2b10      	cmp	r3, #16
  4008ae:	d005      	beq.n	4008bc <SystemCoreClockUpdate+0x78>
  4008b0:	2b20      	cmp	r3, #32
  4008b2:	d1d0      	bne.n	400856 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4008b4:	4a22      	ldr	r2, [pc, #136]	; (400940 <SystemCoreClockUpdate+0xfc>)
  4008b6:	4b20      	ldr	r3, [pc, #128]	; (400938 <SystemCoreClockUpdate+0xf4>)
  4008b8:	601a      	str	r2, [r3, #0]
          break;
  4008ba:	e7cc      	b.n	400856 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4008bc:	4a22      	ldr	r2, [pc, #136]	; (400948 <SystemCoreClockUpdate+0x104>)
  4008be:	4b1e      	ldr	r3, [pc, #120]	; (400938 <SystemCoreClockUpdate+0xf4>)
  4008c0:	601a      	str	r2, [r3, #0]
          break;
  4008c2:	e7c8      	b.n	400856 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4008c4:	4b1b      	ldr	r3, [pc, #108]	; (400934 <SystemCoreClockUpdate+0xf0>)
  4008c6:	6a1b      	ldr	r3, [r3, #32]
  4008c8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4008cc:	d016      	beq.n	4008fc <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4008ce:	4a1c      	ldr	r2, [pc, #112]	; (400940 <SystemCoreClockUpdate+0xfc>)
  4008d0:	4b19      	ldr	r3, [pc, #100]	; (400938 <SystemCoreClockUpdate+0xf4>)
  4008d2:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4008d4:	4b17      	ldr	r3, [pc, #92]	; (400934 <SystemCoreClockUpdate+0xf0>)
  4008d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008d8:	f003 0303 	and.w	r3, r3, #3
  4008dc:	2b02      	cmp	r3, #2
  4008de:	d1ba      	bne.n	400856 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4008e0:	4a14      	ldr	r2, [pc, #80]	; (400934 <SystemCoreClockUpdate+0xf0>)
  4008e2:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4008e4:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4008e6:	4814      	ldr	r0, [pc, #80]	; (400938 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4008e8:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4008ec:	6803      	ldr	r3, [r0, #0]
  4008ee:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4008f2:	b2d2      	uxtb	r2, r2
  4008f4:	fbb3 f3f2 	udiv	r3, r3, r2
  4008f8:	6003      	str	r3, [r0, #0]
  4008fa:	e7ac      	b.n	400856 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4008fc:	4a11      	ldr	r2, [pc, #68]	; (400944 <SystemCoreClockUpdate+0x100>)
  4008fe:	4b0e      	ldr	r3, [pc, #56]	; (400938 <SystemCoreClockUpdate+0xf4>)
  400900:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  400902:	4b0c      	ldr	r3, [pc, #48]	; (400934 <SystemCoreClockUpdate+0xf0>)
  400904:	6a1b      	ldr	r3, [r3, #32]
  400906:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40090a:	2b10      	cmp	r3, #16
  40090c:	d005      	beq.n	40091a <SystemCoreClockUpdate+0xd6>
  40090e:	2b20      	cmp	r3, #32
  400910:	d1e0      	bne.n	4008d4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  400912:	4a0b      	ldr	r2, [pc, #44]	; (400940 <SystemCoreClockUpdate+0xfc>)
  400914:	4b08      	ldr	r3, [pc, #32]	; (400938 <SystemCoreClockUpdate+0xf4>)
  400916:	601a      	str	r2, [r3, #0]
          break;
  400918:	e7dc      	b.n	4008d4 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40091a:	4a0b      	ldr	r2, [pc, #44]	; (400948 <SystemCoreClockUpdate+0x104>)
  40091c:	4b06      	ldr	r3, [pc, #24]	; (400938 <SystemCoreClockUpdate+0xf4>)
  40091e:	601a      	str	r2, [r3, #0]
          break;
  400920:	e7d8      	b.n	4008d4 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  400922:	4a05      	ldr	r2, [pc, #20]	; (400938 <SystemCoreClockUpdate+0xf4>)
  400924:	6813      	ldr	r3, [r2, #0]
  400926:	4909      	ldr	r1, [pc, #36]	; (40094c <SystemCoreClockUpdate+0x108>)
  400928:	fba1 1303 	umull	r1, r3, r1, r3
  40092c:	085b      	lsrs	r3, r3, #1
  40092e:	6013      	str	r3, [r2, #0]
  400930:	4770      	bx	lr
  400932:	bf00      	nop
  400934:	400e0600 	.word	0x400e0600
  400938:	20400004 	.word	0x20400004
  40093c:	400e1810 	.word	0x400e1810
  400940:	00b71b00 	.word	0x00b71b00
  400944:	003d0900 	.word	0x003d0900
  400948:	007a1200 	.word	0x007a1200
  40094c:	aaaaaaab 	.word	0xaaaaaaab

00400950 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  400950:	4b16      	ldr	r3, [pc, #88]	; (4009ac <system_init_flash+0x5c>)
  400952:	4298      	cmp	r0, r3
  400954:	d913      	bls.n	40097e <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  400956:	4b16      	ldr	r3, [pc, #88]	; (4009b0 <system_init_flash+0x60>)
  400958:	4298      	cmp	r0, r3
  40095a:	d915      	bls.n	400988 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  40095c:	4b15      	ldr	r3, [pc, #84]	; (4009b4 <system_init_flash+0x64>)
  40095e:	4298      	cmp	r0, r3
  400960:	d916      	bls.n	400990 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  400962:	4b15      	ldr	r3, [pc, #84]	; (4009b8 <system_init_flash+0x68>)
  400964:	4298      	cmp	r0, r3
  400966:	d917      	bls.n	400998 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  400968:	4b14      	ldr	r3, [pc, #80]	; (4009bc <system_init_flash+0x6c>)
  40096a:	4298      	cmp	r0, r3
  40096c:	d918      	bls.n	4009a0 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  40096e:	4b14      	ldr	r3, [pc, #80]	; (4009c0 <system_init_flash+0x70>)
  400970:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400972:	bf94      	ite	ls
  400974:	4a13      	ldrls	r2, [pc, #76]	; (4009c4 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  400976:	4a14      	ldrhi	r2, [pc, #80]	; (4009c8 <system_init_flash+0x78>)
  400978:	4b14      	ldr	r3, [pc, #80]	; (4009cc <system_init_flash+0x7c>)
  40097a:	601a      	str	r2, [r3, #0]
  40097c:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40097e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400982:	4b12      	ldr	r3, [pc, #72]	; (4009cc <system_init_flash+0x7c>)
  400984:	601a      	str	r2, [r3, #0]
  400986:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400988:	4a11      	ldr	r2, [pc, #68]	; (4009d0 <system_init_flash+0x80>)
  40098a:	4b10      	ldr	r3, [pc, #64]	; (4009cc <system_init_flash+0x7c>)
  40098c:	601a      	str	r2, [r3, #0]
  40098e:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400990:	4a10      	ldr	r2, [pc, #64]	; (4009d4 <system_init_flash+0x84>)
  400992:	4b0e      	ldr	r3, [pc, #56]	; (4009cc <system_init_flash+0x7c>)
  400994:	601a      	str	r2, [r3, #0]
  400996:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400998:	4a0f      	ldr	r2, [pc, #60]	; (4009d8 <system_init_flash+0x88>)
  40099a:	4b0c      	ldr	r3, [pc, #48]	; (4009cc <system_init_flash+0x7c>)
  40099c:	601a      	str	r2, [r3, #0]
  40099e:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4009a0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4009a4:	4b09      	ldr	r3, [pc, #36]	; (4009cc <system_init_flash+0x7c>)
  4009a6:	601a      	str	r2, [r3, #0]
  4009a8:	4770      	bx	lr
  4009aa:	bf00      	nop
  4009ac:	015ef3bf 	.word	0x015ef3bf
  4009b0:	02bde77f 	.word	0x02bde77f
  4009b4:	041cdb3f 	.word	0x041cdb3f
  4009b8:	057bceff 	.word	0x057bceff
  4009bc:	06dac2bf 	.word	0x06dac2bf
  4009c0:	0839b67f 	.word	0x0839b67f
  4009c4:	04000500 	.word	0x04000500
  4009c8:	04000600 	.word	0x04000600
  4009cc:	400e0c00 	.word	0x400e0c00
  4009d0:	04000100 	.word	0x04000100
  4009d4:	04000200 	.word	0x04000200
  4009d8:	04000300 	.word	0x04000300

004009dc <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4009dc:	4b0a      	ldr	r3, [pc, #40]	; (400a08 <_sbrk+0x2c>)
  4009de:	681b      	ldr	r3, [r3, #0]
  4009e0:	b153      	cbz	r3, 4009f8 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4009e2:	4b09      	ldr	r3, [pc, #36]	; (400a08 <_sbrk+0x2c>)
  4009e4:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4009e6:	181a      	adds	r2, r3, r0
  4009e8:	4908      	ldr	r1, [pc, #32]	; (400a0c <_sbrk+0x30>)
  4009ea:	4291      	cmp	r1, r2
  4009ec:	db08      	blt.n	400a00 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  4009ee:	4610      	mov	r0, r2
  4009f0:	4a05      	ldr	r2, [pc, #20]	; (400a08 <_sbrk+0x2c>)
  4009f2:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  4009f4:	4618      	mov	r0, r3
  4009f6:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  4009f8:	4a05      	ldr	r2, [pc, #20]	; (400a10 <_sbrk+0x34>)
  4009fa:	4b03      	ldr	r3, [pc, #12]	; (400a08 <_sbrk+0x2c>)
  4009fc:	601a      	str	r2, [r3, #0]
  4009fe:	e7f0      	b.n	4009e2 <_sbrk+0x6>
		return (caddr_t) -1;	
  400a00:	f04f 30ff 	mov.w	r0, #4294967295
}
  400a04:	4770      	bx	lr
  400a06:	bf00      	nop
  400a08:	20400a48 	.word	0x20400a48
  400a0c:	2045fffc 	.word	0x2045fffc
  400a10:	20402cb8 	.word	0x20402cb8

00400a14 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400a14:	f04f 30ff 	mov.w	r0, #4294967295
  400a18:	4770      	bx	lr

00400a1a <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400a1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400a1e:	604b      	str	r3, [r1, #4]

	return 0;
}
  400a20:	2000      	movs	r0, #0
  400a22:	4770      	bx	lr

00400a24 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400a24:	2001      	movs	r0, #1
  400a26:	4770      	bx	lr

00400a28 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400a28:	2000      	movs	r0, #0
  400a2a:	4770      	bx	lr

00400a2c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  400a2e:	b083      	sub	sp, #12
  400a30:	4605      	mov	r5, r0
  400a32:	460c      	mov	r4, r1
	uint32_t val = 0;
  400a34:	2300      	movs	r3, #0
  400a36:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400a38:	4b2a      	ldr	r3, [pc, #168]	; (400ae4 <usart_serial_getchar+0xb8>)
  400a3a:	4298      	cmp	r0, r3
  400a3c:	d013      	beq.n	400a66 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400a3e:	4b2a      	ldr	r3, [pc, #168]	; (400ae8 <usart_serial_getchar+0xbc>)
  400a40:	4298      	cmp	r0, r3
  400a42:	d018      	beq.n	400a76 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  400a44:	4b29      	ldr	r3, [pc, #164]	; (400aec <usart_serial_getchar+0xc0>)
  400a46:	4298      	cmp	r0, r3
  400a48:	d01d      	beq.n	400a86 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  400a4a:	4b29      	ldr	r3, [pc, #164]	; (400af0 <usart_serial_getchar+0xc4>)
  400a4c:	429d      	cmp	r5, r3
  400a4e:	d022      	beq.n	400a96 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400a50:	4b28      	ldr	r3, [pc, #160]	; (400af4 <usart_serial_getchar+0xc8>)
  400a52:	429d      	cmp	r5, r3
  400a54:	d027      	beq.n	400aa6 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400a56:	4b28      	ldr	r3, [pc, #160]	; (400af8 <usart_serial_getchar+0xcc>)
  400a58:	429d      	cmp	r5, r3
  400a5a:	d02e      	beq.n	400aba <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400a5c:	4b27      	ldr	r3, [pc, #156]	; (400afc <usart_serial_getchar+0xd0>)
  400a5e:	429d      	cmp	r5, r3
  400a60:	d035      	beq.n	400ace <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400a62:	b003      	add	sp, #12
  400a64:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400a66:	461f      	mov	r7, r3
  400a68:	4e25      	ldr	r6, [pc, #148]	; (400b00 <usart_serial_getchar+0xd4>)
  400a6a:	4621      	mov	r1, r4
  400a6c:	4638      	mov	r0, r7
  400a6e:	47b0      	blx	r6
  400a70:	2800      	cmp	r0, #0
  400a72:	d1fa      	bne.n	400a6a <usart_serial_getchar+0x3e>
  400a74:	e7e9      	b.n	400a4a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400a76:	461f      	mov	r7, r3
  400a78:	4e21      	ldr	r6, [pc, #132]	; (400b00 <usart_serial_getchar+0xd4>)
  400a7a:	4621      	mov	r1, r4
  400a7c:	4638      	mov	r0, r7
  400a7e:	47b0      	blx	r6
  400a80:	2800      	cmp	r0, #0
  400a82:	d1fa      	bne.n	400a7a <usart_serial_getchar+0x4e>
  400a84:	e7e4      	b.n	400a50 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  400a86:	461f      	mov	r7, r3
  400a88:	4e1d      	ldr	r6, [pc, #116]	; (400b00 <usart_serial_getchar+0xd4>)
  400a8a:	4621      	mov	r1, r4
  400a8c:	4638      	mov	r0, r7
  400a8e:	47b0      	blx	r6
  400a90:	2800      	cmp	r0, #0
  400a92:	d1fa      	bne.n	400a8a <usart_serial_getchar+0x5e>
  400a94:	e7df      	b.n	400a56 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  400a96:	461f      	mov	r7, r3
  400a98:	4e19      	ldr	r6, [pc, #100]	; (400b00 <usart_serial_getchar+0xd4>)
  400a9a:	4621      	mov	r1, r4
  400a9c:	4638      	mov	r0, r7
  400a9e:	47b0      	blx	r6
  400aa0:	2800      	cmp	r0, #0
  400aa2:	d1fa      	bne.n	400a9a <usart_serial_getchar+0x6e>
  400aa4:	e7da      	b.n	400a5c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  400aa6:	461e      	mov	r6, r3
  400aa8:	4d16      	ldr	r5, [pc, #88]	; (400b04 <usart_serial_getchar+0xd8>)
  400aaa:	a901      	add	r1, sp, #4
  400aac:	4630      	mov	r0, r6
  400aae:	47a8      	blx	r5
  400ab0:	2800      	cmp	r0, #0
  400ab2:	d1fa      	bne.n	400aaa <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  400ab4:	9b01      	ldr	r3, [sp, #4]
  400ab6:	7023      	strb	r3, [r4, #0]
  400ab8:	e7d3      	b.n	400a62 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400aba:	461e      	mov	r6, r3
  400abc:	4d11      	ldr	r5, [pc, #68]	; (400b04 <usart_serial_getchar+0xd8>)
  400abe:	a901      	add	r1, sp, #4
  400ac0:	4630      	mov	r0, r6
  400ac2:	47a8      	blx	r5
  400ac4:	2800      	cmp	r0, #0
  400ac6:	d1fa      	bne.n	400abe <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  400ac8:	9b01      	ldr	r3, [sp, #4]
  400aca:	7023      	strb	r3, [r4, #0]
  400acc:	e7c9      	b.n	400a62 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  400ace:	461e      	mov	r6, r3
  400ad0:	4d0c      	ldr	r5, [pc, #48]	; (400b04 <usart_serial_getchar+0xd8>)
  400ad2:	a901      	add	r1, sp, #4
  400ad4:	4630      	mov	r0, r6
  400ad6:	47a8      	blx	r5
  400ad8:	2800      	cmp	r0, #0
  400ada:	d1fa      	bne.n	400ad2 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  400adc:	9b01      	ldr	r3, [sp, #4]
  400ade:	7023      	strb	r3, [r4, #0]
}
  400ae0:	e7bf      	b.n	400a62 <usart_serial_getchar+0x36>
  400ae2:	bf00      	nop
  400ae4:	400e0800 	.word	0x400e0800
  400ae8:	400e0a00 	.word	0x400e0a00
  400aec:	400e1a00 	.word	0x400e1a00
  400af0:	400e1c00 	.word	0x400e1c00
  400af4:	40024000 	.word	0x40024000
  400af8:	40028000 	.word	0x40028000
  400afc:	4002c000 	.word	0x4002c000
  400b00:	00400657 	.word	0x00400657
  400b04:	00400763 	.word	0x00400763

00400b08 <usart_serial_putchar>:
{
  400b08:	b570      	push	{r4, r5, r6, lr}
  400b0a:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400b0c:	4b2a      	ldr	r3, [pc, #168]	; (400bb8 <usart_serial_putchar+0xb0>)
  400b0e:	4298      	cmp	r0, r3
  400b10:	d013      	beq.n	400b3a <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  400b12:	4b2a      	ldr	r3, [pc, #168]	; (400bbc <usart_serial_putchar+0xb4>)
  400b14:	4298      	cmp	r0, r3
  400b16:	d019      	beq.n	400b4c <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  400b18:	4b29      	ldr	r3, [pc, #164]	; (400bc0 <usart_serial_putchar+0xb8>)
  400b1a:	4298      	cmp	r0, r3
  400b1c:	d01f      	beq.n	400b5e <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  400b1e:	4b29      	ldr	r3, [pc, #164]	; (400bc4 <usart_serial_putchar+0xbc>)
  400b20:	4298      	cmp	r0, r3
  400b22:	d025      	beq.n	400b70 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  400b24:	4b28      	ldr	r3, [pc, #160]	; (400bc8 <usart_serial_putchar+0xc0>)
  400b26:	4298      	cmp	r0, r3
  400b28:	d02b      	beq.n	400b82 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  400b2a:	4b28      	ldr	r3, [pc, #160]	; (400bcc <usart_serial_putchar+0xc4>)
  400b2c:	4298      	cmp	r0, r3
  400b2e:	d031      	beq.n	400b94 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  400b30:	4b27      	ldr	r3, [pc, #156]	; (400bd0 <usart_serial_putchar+0xc8>)
  400b32:	4298      	cmp	r0, r3
  400b34:	d037      	beq.n	400ba6 <usart_serial_putchar+0x9e>
	return 0;
  400b36:	2000      	movs	r0, #0
}
  400b38:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400b3a:	461e      	mov	r6, r3
  400b3c:	4d25      	ldr	r5, [pc, #148]	; (400bd4 <usart_serial_putchar+0xcc>)
  400b3e:	4621      	mov	r1, r4
  400b40:	4630      	mov	r0, r6
  400b42:	47a8      	blx	r5
  400b44:	2800      	cmp	r0, #0
  400b46:	d1fa      	bne.n	400b3e <usart_serial_putchar+0x36>
		return 1;
  400b48:	2001      	movs	r0, #1
  400b4a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400b4c:	461e      	mov	r6, r3
  400b4e:	4d21      	ldr	r5, [pc, #132]	; (400bd4 <usart_serial_putchar+0xcc>)
  400b50:	4621      	mov	r1, r4
  400b52:	4630      	mov	r0, r6
  400b54:	47a8      	blx	r5
  400b56:	2800      	cmp	r0, #0
  400b58:	d1fa      	bne.n	400b50 <usart_serial_putchar+0x48>
		return 1;
  400b5a:	2001      	movs	r0, #1
  400b5c:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400b5e:	461e      	mov	r6, r3
  400b60:	4d1c      	ldr	r5, [pc, #112]	; (400bd4 <usart_serial_putchar+0xcc>)
  400b62:	4621      	mov	r1, r4
  400b64:	4630      	mov	r0, r6
  400b66:	47a8      	blx	r5
  400b68:	2800      	cmp	r0, #0
  400b6a:	d1fa      	bne.n	400b62 <usart_serial_putchar+0x5a>
		return 1;
  400b6c:	2001      	movs	r0, #1
  400b6e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400b70:	461e      	mov	r6, r3
  400b72:	4d18      	ldr	r5, [pc, #96]	; (400bd4 <usart_serial_putchar+0xcc>)
  400b74:	4621      	mov	r1, r4
  400b76:	4630      	mov	r0, r6
  400b78:	47a8      	blx	r5
  400b7a:	2800      	cmp	r0, #0
  400b7c:	d1fa      	bne.n	400b74 <usart_serial_putchar+0x6c>
		return 1;
  400b7e:	2001      	movs	r0, #1
  400b80:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400b82:	461e      	mov	r6, r3
  400b84:	4d14      	ldr	r5, [pc, #80]	; (400bd8 <usart_serial_putchar+0xd0>)
  400b86:	4621      	mov	r1, r4
  400b88:	4630      	mov	r0, r6
  400b8a:	47a8      	blx	r5
  400b8c:	2800      	cmp	r0, #0
  400b8e:	d1fa      	bne.n	400b86 <usart_serial_putchar+0x7e>
		return 1;
  400b90:	2001      	movs	r0, #1
  400b92:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400b94:	461e      	mov	r6, r3
  400b96:	4d10      	ldr	r5, [pc, #64]	; (400bd8 <usart_serial_putchar+0xd0>)
  400b98:	4621      	mov	r1, r4
  400b9a:	4630      	mov	r0, r6
  400b9c:	47a8      	blx	r5
  400b9e:	2800      	cmp	r0, #0
  400ba0:	d1fa      	bne.n	400b98 <usart_serial_putchar+0x90>
		return 1;
  400ba2:	2001      	movs	r0, #1
  400ba4:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400ba6:	461e      	mov	r6, r3
  400ba8:	4d0b      	ldr	r5, [pc, #44]	; (400bd8 <usart_serial_putchar+0xd0>)
  400baa:	4621      	mov	r1, r4
  400bac:	4630      	mov	r0, r6
  400bae:	47a8      	blx	r5
  400bb0:	2800      	cmp	r0, #0
  400bb2:	d1fa      	bne.n	400baa <usart_serial_putchar+0xa2>
		return 1;
  400bb4:	2001      	movs	r0, #1
  400bb6:	bd70      	pop	{r4, r5, r6, pc}
  400bb8:	400e0800 	.word	0x400e0800
  400bbc:	400e0a00 	.word	0x400e0a00
  400bc0:	400e1a00 	.word	0x400e1a00
  400bc4:	400e1c00 	.word	0x400e1c00
  400bc8:	40024000 	.word	0x40024000
  400bcc:	40028000 	.word	0x40028000
  400bd0:	4002c000 	.word	0x4002c000
  400bd4:	00400645 	.word	0x00400645
  400bd8:	0040074d 	.word	0x0040074d

00400bdc <main>:
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
}

int main(void)
{
  400bdc:	b500      	push	{lr}
  400bde:	b0a1      	sub	sp, #132	; 0x84
	char buffer[BUFFER_SIZE];

	/* Initialize system and board */
	sysclk_init();
  400be0:	4b1f      	ldr	r3, [pc, #124]	; (400c60 <main+0x84>)
  400be2:	4798      	blx	r3
	board_init();
  400be4:	4b1f      	ldr	r3, [pc, #124]	; (400c64 <main+0x88>)
  400be6:	4798      	blx	r3
  400be8:	200e      	movs	r0, #14
  400bea:	4e1f      	ldr	r6, [pc, #124]	; (400c68 <main+0x8c>)
  400bec:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400bee:	4d1f      	ldr	r5, [pc, #124]	; (400c6c <main+0x90>)
  400bf0:	4b1f      	ldr	r3, [pc, #124]	; (400c70 <main+0x94>)
  400bf2:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400bf4:	4a1f      	ldr	r2, [pc, #124]	; (400c74 <main+0x98>)
  400bf6:	4b20      	ldr	r3, [pc, #128]	; (400c78 <main+0x9c>)
  400bf8:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400bfa:	4a20      	ldr	r2, [pc, #128]	; (400c7c <main+0xa0>)
  400bfc:	4b20      	ldr	r3, [pc, #128]	; (400c80 <main+0xa4>)
  400bfe:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  400c00:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400c04:	9301      	str	r3, [sp, #4]
	usart_settings.char_length = opt->charlength;
  400c06:	23c0      	movs	r3, #192	; 0xc0
  400c08:	9302      	str	r3, [sp, #8]
	usart_settings.parity_type = opt->paritytype;
  400c0a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c0e:	9303      	str	r3, [sp, #12]
	usart_settings.stop_bits= opt->stopbits;
  400c10:	2400      	movs	r4, #0
  400c12:	9404      	str	r4, [sp, #16]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  400c14:	9405      	str	r4, [sp, #20]
  400c16:	200e      	movs	r0, #14
  400c18:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  400c1a:	4a1a      	ldr	r2, [pc, #104]	; (400c84 <main+0xa8>)
  400c1c:	a901      	add	r1, sp, #4
  400c1e:	4628      	mov	r0, r5
  400c20:	4b19      	ldr	r3, [pc, #100]	; (400c88 <main+0xac>)
  400c22:	4798      	blx	r3
		usart_enable_tx(p_usart);
  400c24:	4628      	mov	r0, r5
  400c26:	4b19      	ldr	r3, [pc, #100]	; (400c8c <main+0xb0>)
  400c28:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400c2a:	4628      	mov	r0, r5
  400c2c:	4b18      	ldr	r3, [pc, #96]	; (400c90 <main+0xb4>)
  400c2e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400c30:	4e18      	ldr	r6, [pc, #96]	; (400c94 <main+0xb8>)
  400c32:	6833      	ldr	r3, [r6, #0]
  400c34:	4621      	mov	r1, r4
  400c36:	6898      	ldr	r0, [r3, #8]
  400c38:	4d17      	ldr	r5, [pc, #92]	; (400c98 <main+0xbc>)
  400c3a:	47a8      	blx	r5
	setbuf(stdin, NULL);
  400c3c:	6833      	ldr	r3, [r6, #0]
  400c3e:	4621      	mov	r1, r4
  400c40:	6858      	ldr	r0, [r3, #4]
  400c42:	47a8      	blx	r5
	/* Configure UART for console output */
	configure_console();

	while (1) {
		/* Prompt user to enter a number */
		printf("\r\nEnter a number: "); // Ensure a new line with \r\n
  400c44:	4e15      	ldr	r6, [pc, #84]	; (400c9c <main+0xc0>)
  400c46:	4c16      	ldr	r4, [pc, #88]	; (400ca0 <main+0xc4>)

		scanf("%s", buffer);
  400c48:	4d16      	ldr	r5, [pc, #88]	; (400ca4 <main+0xc8>)
		printf("\r\nEnter a number: "); // Ensure a new line with \r\n
  400c4a:	4630      	mov	r0, r6
  400c4c:	47a0      	blx	r4
		scanf("%s", buffer);
  400c4e:	a907      	add	r1, sp, #28
  400c50:	4628      	mov	r0, r5
  400c52:	4b15      	ldr	r3, [pc, #84]	; (400ca8 <main+0xcc>)
  400c54:	4798      	blx	r3

		/* Print received number */
		printf("\r\nYou entered the number: %s\r\n", buffer); // Ensure a new line with \r\n
  400c56:	a907      	add	r1, sp, #28
  400c58:	4814      	ldr	r0, [pc, #80]	; (400cac <main+0xd0>)
  400c5a:	47a0      	blx	r4
  400c5c:	e7f5      	b.n	400c4a <main+0x6e>
  400c5e:	bf00      	nop
  400c60:	004001d5 	.word	0x004001d5
  400c64:	004002d1 	.word	0x004002d1
  400c68:	00400625 	.word	0x00400625
  400c6c:	40028000 	.word	0x40028000
  400c70:	20400a88 	.word	0x20400a88
  400c74:	00400b09 	.word	0x00400b09
  400c78:	20400a84 	.word	0x20400a84
  400c7c:	00400a2d 	.word	0x00400a2d
  400c80:	20400a80 	.word	0x20400a80
  400c84:	08f0d180 	.word	0x08f0d180
  400c88:	004006ed 	.word	0x004006ed
  400c8c:	00400741 	.word	0x00400741
  400c90:	00400747 	.word	0x00400747
  400c94:	20400008 	.word	0x20400008
  400c98:	00400ded 	.word	0x00400ded
  400c9c:	004052d0 	.word	0x004052d0
  400ca0:	00400d01 	.word	0x00400d01
  400ca4:	004052e4 	.word	0x004052e4
  400ca8:	00400d29 	.word	0x00400d29
  400cac:	004052e8 	.word	0x004052e8

00400cb0 <__libc_init_array>:
  400cb0:	b570      	push	{r4, r5, r6, lr}
  400cb2:	4e0f      	ldr	r6, [pc, #60]	; (400cf0 <__libc_init_array+0x40>)
  400cb4:	4d0f      	ldr	r5, [pc, #60]	; (400cf4 <__libc_init_array+0x44>)
  400cb6:	1b76      	subs	r6, r6, r5
  400cb8:	10b6      	asrs	r6, r6, #2
  400cba:	bf18      	it	ne
  400cbc:	2400      	movne	r4, #0
  400cbe:	d005      	beq.n	400ccc <__libc_init_array+0x1c>
  400cc0:	3401      	adds	r4, #1
  400cc2:	f855 3b04 	ldr.w	r3, [r5], #4
  400cc6:	4798      	blx	r3
  400cc8:	42a6      	cmp	r6, r4
  400cca:	d1f9      	bne.n	400cc0 <__libc_init_array+0x10>
  400ccc:	4e0a      	ldr	r6, [pc, #40]	; (400cf8 <__libc_init_array+0x48>)
  400cce:	4d0b      	ldr	r5, [pc, #44]	; (400cfc <__libc_init_array+0x4c>)
  400cd0:	1b76      	subs	r6, r6, r5
  400cd2:	f004 fbdf 	bl	405494 <_init>
  400cd6:	10b6      	asrs	r6, r6, #2
  400cd8:	bf18      	it	ne
  400cda:	2400      	movne	r4, #0
  400cdc:	d006      	beq.n	400cec <__libc_init_array+0x3c>
  400cde:	3401      	adds	r4, #1
  400ce0:	f855 3b04 	ldr.w	r3, [r5], #4
  400ce4:	4798      	blx	r3
  400ce6:	42a6      	cmp	r6, r4
  400ce8:	d1f9      	bne.n	400cde <__libc_init_array+0x2e>
  400cea:	bd70      	pop	{r4, r5, r6, pc}
  400cec:	bd70      	pop	{r4, r5, r6, pc}
  400cee:	bf00      	nop
  400cf0:	004054a0 	.word	0x004054a0
  400cf4:	004054a0 	.word	0x004054a0
  400cf8:	004054a8 	.word	0x004054a8
  400cfc:	004054a0 	.word	0x004054a0

00400d00 <iprintf>:
  400d00:	b40f      	push	{r0, r1, r2, r3}
  400d02:	b500      	push	{lr}
  400d04:	4907      	ldr	r1, [pc, #28]	; (400d24 <iprintf+0x24>)
  400d06:	b083      	sub	sp, #12
  400d08:	ab04      	add	r3, sp, #16
  400d0a:	6808      	ldr	r0, [r1, #0]
  400d0c:	f853 2b04 	ldr.w	r2, [r3], #4
  400d10:	6881      	ldr	r1, [r0, #8]
  400d12:	9301      	str	r3, [sp, #4]
  400d14:	f000 f97a 	bl	40100c <_vfiprintf_r>
  400d18:	b003      	add	sp, #12
  400d1a:	f85d eb04 	ldr.w	lr, [sp], #4
  400d1e:	b004      	add	sp, #16
  400d20:	4770      	bx	lr
  400d22:	bf00      	nop
  400d24:	20400008 	.word	0x20400008

00400d28 <iscanf>:
  400d28:	b40f      	push	{r0, r1, r2, r3}
  400d2a:	b500      	push	{lr}
  400d2c:	4907      	ldr	r1, [pc, #28]	; (400d4c <iscanf+0x24>)
  400d2e:	b083      	sub	sp, #12
  400d30:	ab04      	add	r3, sp, #16
  400d32:	6808      	ldr	r0, [r1, #0]
  400d34:	f853 2b04 	ldr.w	r2, [r3], #4
  400d38:	6841      	ldr	r1, [r0, #4]
  400d3a:	9301      	str	r3, [sp, #4]
  400d3c:	f000 fff0 	bl	401d20 <__svfiscanf_r>
  400d40:	b003      	add	sp, #12
  400d42:	f85d eb04 	ldr.w	lr, [sp], #4
  400d46:	b004      	add	sp, #16
  400d48:	4770      	bx	lr
  400d4a:	bf00      	nop
  400d4c:	20400008 	.word	0x20400008

00400d50 <memset>:
  400d50:	b470      	push	{r4, r5, r6}
  400d52:	0786      	lsls	r6, r0, #30
  400d54:	d046      	beq.n	400de4 <memset+0x94>
  400d56:	1e54      	subs	r4, r2, #1
  400d58:	2a00      	cmp	r2, #0
  400d5a:	d041      	beq.n	400de0 <memset+0x90>
  400d5c:	b2ca      	uxtb	r2, r1
  400d5e:	4603      	mov	r3, r0
  400d60:	e002      	b.n	400d68 <memset+0x18>
  400d62:	f114 34ff 	adds.w	r4, r4, #4294967295
  400d66:	d33b      	bcc.n	400de0 <memset+0x90>
  400d68:	f803 2b01 	strb.w	r2, [r3], #1
  400d6c:	079d      	lsls	r5, r3, #30
  400d6e:	d1f8      	bne.n	400d62 <memset+0x12>
  400d70:	2c03      	cmp	r4, #3
  400d72:	d92e      	bls.n	400dd2 <memset+0x82>
  400d74:	b2cd      	uxtb	r5, r1
  400d76:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  400d7a:	2c0f      	cmp	r4, #15
  400d7c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400d80:	d919      	bls.n	400db6 <memset+0x66>
  400d82:	f103 0210 	add.w	r2, r3, #16
  400d86:	4626      	mov	r6, r4
  400d88:	3e10      	subs	r6, #16
  400d8a:	2e0f      	cmp	r6, #15
  400d8c:	f842 5c10 	str.w	r5, [r2, #-16]
  400d90:	f842 5c0c 	str.w	r5, [r2, #-12]
  400d94:	f842 5c08 	str.w	r5, [r2, #-8]
  400d98:	f842 5c04 	str.w	r5, [r2, #-4]
  400d9c:	f102 0210 	add.w	r2, r2, #16
  400da0:	d8f2      	bhi.n	400d88 <memset+0x38>
  400da2:	f1a4 0210 	sub.w	r2, r4, #16
  400da6:	f022 020f 	bic.w	r2, r2, #15
  400daa:	f004 040f 	and.w	r4, r4, #15
  400dae:	3210      	adds	r2, #16
  400db0:	2c03      	cmp	r4, #3
  400db2:	4413      	add	r3, r2
  400db4:	d90d      	bls.n	400dd2 <memset+0x82>
  400db6:	461e      	mov	r6, r3
  400db8:	4622      	mov	r2, r4
  400dba:	3a04      	subs	r2, #4
  400dbc:	2a03      	cmp	r2, #3
  400dbe:	f846 5b04 	str.w	r5, [r6], #4
  400dc2:	d8fa      	bhi.n	400dba <memset+0x6a>
  400dc4:	1f22      	subs	r2, r4, #4
  400dc6:	f022 0203 	bic.w	r2, r2, #3
  400dca:	3204      	adds	r2, #4
  400dcc:	4413      	add	r3, r2
  400dce:	f004 0403 	and.w	r4, r4, #3
  400dd2:	b12c      	cbz	r4, 400de0 <memset+0x90>
  400dd4:	b2c9      	uxtb	r1, r1
  400dd6:	441c      	add	r4, r3
  400dd8:	f803 1b01 	strb.w	r1, [r3], #1
  400ddc:	429c      	cmp	r4, r3
  400dde:	d1fb      	bne.n	400dd8 <memset+0x88>
  400de0:	bc70      	pop	{r4, r5, r6}
  400de2:	4770      	bx	lr
  400de4:	4614      	mov	r4, r2
  400de6:	4603      	mov	r3, r0
  400de8:	e7c2      	b.n	400d70 <memset+0x20>
  400dea:	bf00      	nop

00400dec <setbuf>:
  400dec:	2900      	cmp	r1, #0
  400dee:	bf0c      	ite	eq
  400df0:	2202      	moveq	r2, #2
  400df2:	2200      	movne	r2, #0
  400df4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  400df8:	f000 b800 	b.w	400dfc <setvbuf>

00400dfc <setvbuf>:
  400dfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400e00:	4c61      	ldr	r4, [pc, #388]	; (400f88 <setvbuf+0x18c>)
  400e02:	6825      	ldr	r5, [r4, #0]
  400e04:	b083      	sub	sp, #12
  400e06:	4604      	mov	r4, r0
  400e08:	460f      	mov	r7, r1
  400e0a:	4690      	mov	r8, r2
  400e0c:	461e      	mov	r6, r3
  400e0e:	b115      	cbz	r5, 400e16 <setvbuf+0x1a>
  400e10:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400e12:	2b00      	cmp	r3, #0
  400e14:	d064      	beq.n	400ee0 <setvbuf+0xe4>
  400e16:	f1b8 0f02 	cmp.w	r8, #2
  400e1a:	d006      	beq.n	400e2a <setvbuf+0x2e>
  400e1c:	f1b8 0f01 	cmp.w	r8, #1
  400e20:	f200 809f 	bhi.w	400f62 <setvbuf+0x166>
  400e24:	2e00      	cmp	r6, #0
  400e26:	f2c0 809c 	blt.w	400f62 <setvbuf+0x166>
  400e2a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  400e2c:	07d8      	lsls	r0, r3, #31
  400e2e:	d534      	bpl.n	400e9a <setvbuf+0x9e>
  400e30:	4621      	mov	r1, r4
  400e32:	4628      	mov	r0, r5
  400e34:	f001 fd92 	bl	40295c <_fflush_r>
  400e38:	6b21      	ldr	r1, [r4, #48]	; 0x30
  400e3a:	b141      	cbz	r1, 400e4e <setvbuf+0x52>
  400e3c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  400e40:	4299      	cmp	r1, r3
  400e42:	d002      	beq.n	400e4a <setvbuf+0x4e>
  400e44:	4628      	mov	r0, r5
  400e46:	f001 fffb 	bl	402e40 <_free_r>
  400e4a:	2300      	movs	r3, #0
  400e4c:	6323      	str	r3, [r4, #48]	; 0x30
  400e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400e52:	2200      	movs	r2, #0
  400e54:	61a2      	str	r2, [r4, #24]
  400e56:	6062      	str	r2, [r4, #4]
  400e58:	061a      	lsls	r2, r3, #24
  400e5a:	d43a      	bmi.n	400ed2 <setvbuf+0xd6>
  400e5c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  400e60:	f023 0303 	bic.w	r3, r3, #3
  400e64:	f1b8 0f02 	cmp.w	r8, #2
  400e68:	81a3      	strh	r3, [r4, #12]
  400e6a:	d01d      	beq.n	400ea8 <setvbuf+0xac>
  400e6c:	ab01      	add	r3, sp, #4
  400e6e:	466a      	mov	r2, sp
  400e70:	4621      	mov	r1, r4
  400e72:	4628      	mov	r0, r5
  400e74:	f002 fac8 	bl	403408 <__swhatbuf_r>
  400e78:	89a3      	ldrh	r3, [r4, #12]
  400e7a:	4318      	orrs	r0, r3
  400e7c:	81a0      	strh	r0, [r4, #12]
  400e7e:	2e00      	cmp	r6, #0
  400e80:	d132      	bne.n	400ee8 <setvbuf+0xec>
  400e82:	9e00      	ldr	r6, [sp, #0]
  400e84:	4630      	mov	r0, r6
  400e86:	f002 fb37 	bl	4034f8 <malloc>
  400e8a:	4607      	mov	r7, r0
  400e8c:	2800      	cmp	r0, #0
  400e8e:	d06b      	beq.n	400f68 <setvbuf+0x16c>
  400e90:	89a3      	ldrh	r3, [r4, #12]
  400e92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  400e96:	81a3      	strh	r3, [r4, #12]
  400e98:	e028      	b.n	400eec <setvbuf+0xf0>
  400e9a:	89a3      	ldrh	r3, [r4, #12]
  400e9c:	0599      	lsls	r1, r3, #22
  400e9e:	d4c7      	bmi.n	400e30 <setvbuf+0x34>
  400ea0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400ea2:	f002 faad 	bl	403400 <__retarget_lock_acquire_recursive>
  400ea6:	e7c3      	b.n	400e30 <setvbuf+0x34>
  400ea8:	2500      	movs	r5, #0
  400eaa:	6e61      	ldr	r1, [r4, #100]	; 0x64
  400eac:	2600      	movs	r6, #0
  400eae:	f104 0243 	add.w	r2, r4, #67	; 0x43
  400eb2:	f043 0302 	orr.w	r3, r3, #2
  400eb6:	2001      	movs	r0, #1
  400eb8:	60a6      	str	r6, [r4, #8]
  400eba:	07ce      	lsls	r6, r1, #31
  400ebc:	81a3      	strh	r3, [r4, #12]
  400ebe:	6022      	str	r2, [r4, #0]
  400ec0:	6122      	str	r2, [r4, #16]
  400ec2:	6160      	str	r0, [r4, #20]
  400ec4:	d401      	bmi.n	400eca <setvbuf+0xce>
  400ec6:	0598      	lsls	r0, r3, #22
  400ec8:	d53e      	bpl.n	400f48 <setvbuf+0x14c>
  400eca:	4628      	mov	r0, r5
  400ecc:	b003      	add	sp, #12
  400ece:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400ed2:	6921      	ldr	r1, [r4, #16]
  400ed4:	4628      	mov	r0, r5
  400ed6:	f001 ffb3 	bl	402e40 <_free_r>
  400eda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400ede:	e7bd      	b.n	400e5c <setvbuf+0x60>
  400ee0:	4628      	mov	r0, r5
  400ee2:	f001 fda5 	bl	402a30 <__sinit>
  400ee6:	e796      	b.n	400e16 <setvbuf+0x1a>
  400ee8:	2f00      	cmp	r7, #0
  400eea:	d0cb      	beq.n	400e84 <setvbuf+0x88>
  400eec:	6bab      	ldr	r3, [r5, #56]	; 0x38
  400eee:	2b00      	cmp	r3, #0
  400ef0:	d033      	beq.n	400f5a <setvbuf+0x15e>
  400ef2:	9b00      	ldr	r3, [sp, #0]
  400ef4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  400ef8:	6027      	str	r7, [r4, #0]
  400efa:	429e      	cmp	r6, r3
  400efc:	bf1c      	itt	ne
  400efe:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  400f02:	81a2      	strhne	r2, [r4, #12]
  400f04:	f1b8 0f01 	cmp.w	r8, #1
  400f08:	bf04      	itt	eq
  400f0a:	f042 0201 	orreq.w	r2, r2, #1
  400f0e:	81a2      	strheq	r2, [r4, #12]
  400f10:	b292      	uxth	r2, r2
  400f12:	f012 0308 	ands.w	r3, r2, #8
  400f16:	6127      	str	r7, [r4, #16]
  400f18:	6166      	str	r6, [r4, #20]
  400f1a:	d00e      	beq.n	400f3a <setvbuf+0x13e>
  400f1c:	07d1      	lsls	r1, r2, #31
  400f1e:	d51a      	bpl.n	400f56 <setvbuf+0x15a>
  400f20:	6e65      	ldr	r5, [r4, #100]	; 0x64
  400f22:	4276      	negs	r6, r6
  400f24:	2300      	movs	r3, #0
  400f26:	f015 0501 	ands.w	r5, r5, #1
  400f2a:	61a6      	str	r6, [r4, #24]
  400f2c:	60a3      	str	r3, [r4, #8]
  400f2e:	d009      	beq.n	400f44 <setvbuf+0x148>
  400f30:	2500      	movs	r5, #0
  400f32:	4628      	mov	r0, r5
  400f34:	b003      	add	sp, #12
  400f36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400f3a:	60a3      	str	r3, [r4, #8]
  400f3c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  400f3e:	f015 0501 	ands.w	r5, r5, #1
  400f42:	d1f5      	bne.n	400f30 <setvbuf+0x134>
  400f44:	0593      	lsls	r3, r2, #22
  400f46:	d4c0      	bmi.n	400eca <setvbuf+0xce>
  400f48:	6da0      	ldr	r0, [r4, #88]	; 0x58
  400f4a:	f002 fa5b 	bl	403404 <__retarget_lock_release_recursive>
  400f4e:	4628      	mov	r0, r5
  400f50:	b003      	add	sp, #12
  400f52:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400f56:	60a6      	str	r6, [r4, #8]
  400f58:	e7f0      	b.n	400f3c <setvbuf+0x140>
  400f5a:	4628      	mov	r0, r5
  400f5c:	f001 fd68 	bl	402a30 <__sinit>
  400f60:	e7c7      	b.n	400ef2 <setvbuf+0xf6>
  400f62:	f04f 35ff 	mov.w	r5, #4294967295
  400f66:	e7b0      	b.n	400eca <setvbuf+0xce>
  400f68:	f8dd 9000 	ldr.w	r9, [sp]
  400f6c:	45b1      	cmp	r9, r6
  400f6e:	d004      	beq.n	400f7a <setvbuf+0x17e>
  400f70:	4648      	mov	r0, r9
  400f72:	f002 fac1 	bl	4034f8 <malloc>
  400f76:	4607      	mov	r7, r0
  400f78:	b920      	cbnz	r0, 400f84 <setvbuf+0x188>
  400f7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  400f7e:	f04f 35ff 	mov.w	r5, #4294967295
  400f82:	e792      	b.n	400eaa <setvbuf+0xae>
  400f84:	464e      	mov	r6, r9
  400f86:	e783      	b.n	400e90 <setvbuf+0x94>
  400f88:	20400008 	.word	0x20400008

00400f8c <__sprint_r.part.0>:
  400f8c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f90:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  400f92:	049c      	lsls	r4, r3, #18
  400f94:	4693      	mov	fp, r2
  400f96:	d52f      	bpl.n	400ff8 <__sprint_r.part.0+0x6c>
  400f98:	6893      	ldr	r3, [r2, #8]
  400f9a:	6812      	ldr	r2, [r2, #0]
  400f9c:	b353      	cbz	r3, 400ff4 <__sprint_r.part.0+0x68>
  400f9e:	460e      	mov	r6, r1
  400fa0:	4607      	mov	r7, r0
  400fa2:	f102 0908 	add.w	r9, r2, #8
  400fa6:	e919 0420 	ldmdb	r9, {r5, sl}
  400faa:	ea5f 089a 	movs.w	r8, sl, lsr #2
  400fae:	d017      	beq.n	400fe0 <__sprint_r.part.0+0x54>
  400fb0:	3d04      	subs	r5, #4
  400fb2:	2400      	movs	r4, #0
  400fb4:	e001      	b.n	400fba <__sprint_r.part.0+0x2e>
  400fb6:	45a0      	cmp	r8, r4
  400fb8:	d010      	beq.n	400fdc <__sprint_r.part.0+0x50>
  400fba:	4632      	mov	r2, r6
  400fbc:	f855 1f04 	ldr.w	r1, [r5, #4]!
  400fc0:	4638      	mov	r0, r7
  400fc2:	f001 fdd7 	bl	402b74 <_fputwc_r>
  400fc6:	1c43      	adds	r3, r0, #1
  400fc8:	f104 0401 	add.w	r4, r4, #1
  400fcc:	d1f3      	bne.n	400fb6 <__sprint_r.part.0+0x2a>
  400fce:	2300      	movs	r3, #0
  400fd0:	f8cb 3008 	str.w	r3, [fp, #8]
  400fd4:	f8cb 3004 	str.w	r3, [fp, #4]
  400fd8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400fdc:	f8db 3008 	ldr.w	r3, [fp, #8]
  400fe0:	f02a 0a03 	bic.w	sl, sl, #3
  400fe4:	eba3 030a 	sub.w	r3, r3, sl
  400fe8:	f8cb 3008 	str.w	r3, [fp, #8]
  400fec:	f109 0908 	add.w	r9, r9, #8
  400ff0:	2b00      	cmp	r3, #0
  400ff2:	d1d8      	bne.n	400fa6 <__sprint_r.part.0+0x1a>
  400ff4:	2000      	movs	r0, #0
  400ff6:	e7ea      	b.n	400fce <__sprint_r.part.0+0x42>
  400ff8:	f002 f808 	bl	40300c <__sfvwrite_r>
  400ffc:	2300      	movs	r3, #0
  400ffe:	f8cb 3008 	str.w	r3, [fp, #8]
  401002:	f8cb 3004 	str.w	r3, [fp, #4]
  401006:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40100a:	bf00      	nop

0040100c <_vfiprintf_r>:
  40100c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401010:	b0ad      	sub	sp, #180	; 0xb4
  401012:	461d      	mov	r5, r3
  401014:	468b      	mov	fp, r1
  401016:	4690      	mov	r8, r2
  401018:	9307      	str	r3, [sp, #28]
  40101a:	9006      	str	r0, [sp, #24]
  40101c:	b118      	cbz	r0, 401026 <_vfiprintf_r+0x1a>
  40101e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401020:	2b00      	cmp	r3, #0
  401022:	f000 80f3 	beq.w	40120c <_vfiprintf_r+0x200>
  401026:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40102a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40102e:	07df      	lsls	r7, r3, #31
  401030:	b281      	uxth	r1, r0
  401032:	d402      	bmi.n	40103a <_vfiprintf_r+0x2e>
  401034:	058e      	lsls	r6, r1, #22
  401036:	f140 80fc 	bpl.w	401232 <_vfiprintf_r+0x226>
  40103a:	048c      	lsls	r4, r1, #18
  40103c:	d40a      	bmi.n	401054 <_vfiprintf_r+0x48>
  40103e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401042:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  401046:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40104a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40104e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  401052:	b289      	uxth	r1, r1
  401054:	0708      	lsls	r0, r1, #28
  401056:	f140 80b3 	bpl.w	4011c0 <_vfiprintf_r+0x1b4>
  40105a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40105e:	2b00      	cmp	r3, #0
  401060:	f000 80ae 	beq.w	4011c0 <_vfiprintf_r+0x1b4>
  401064:	f001 031a 	and.w	r3, r1, #26
  401068:	2b0a      	cmp	r3, #10
  40106a:	f000 80b5 	beq.w	4011d8 <_vfiprintf_r+0x1cc>
  40106e:	2300      	movs	r3, #0
  401070:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  401074:	930b      	str	r3, [sp, #44]	; 0x2c
  401076:	9311      	str	r3, [sp, #68]	; 0x44
  401078:	9310      	str	r3, [sp, #64]	; 0x40
  40107a:	9303      	str	r3, [sp, #12]
  40107c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  401080:	46ca      	mov	sl, r9
  401082:	f8cd b010 	str.w	fp, [sp, #16]
  401086:	f898 3000 	ldrb.w	r3, [r8]
  40108a:	4644      	mov	r4, r8
  40108c:	b1fb      	cbz	r3, 4010ce <_vfiprintf_r+0xc2>
  40108e:	2b25      	cmp	r3, #37	; 0x25
  401090:	d102      	bne.n	401098 <_vfiprintf_r+0x8c>
  401092:	e01c      	b.n	4010ce <_vfiprintf_r+0xc2>
  401094:	2b25      	cmp	r3, #37	; 0x25
  401096:	d003      	beq.n	4010a0 <_vfiprintf_r+0x94>
  401098:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40109c:	2b00      	cmp	r3, #0
  40109e:	d1f9      	bne.n	401094 <_vfiprintf_r+0x88>
  4010a0:	eba4 0508 	sub.w	r5, r4, r8
  4010a4:	b19d      	cbz	r5, 4010ce <_vfiprintf_r+0xc2>
  4010a6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4010a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4010aa:	f8ca 8000 	str.w	r8, [sl]
  4010ae:	3301      	adds	r3, #1
  4010b0:	442a      	add	r2, r5
  4010b2:	2b07      	cmp	r3, #7
  4010b4:	f8ca 5004 	str.w	r5, [sl, #4]
  4010b8:	9211      	str	r2, [sp, #68]	; 0x44
  4010ba:	9310      	str	r3, [sp, #64]	; 0x40
  4010bc:	dd7a      	ble.n	4011b4 <_vfiprintf_r+0x1a8>
  4010be:	2a00      	cmp	r2, #0
  4010c0:	f040 84b0 	bne.w	401a24 <_vfiprintf_r+0xa18>
  4010c4:	9b03      	ldr	r3, [sp, #12]
  4010c6:	9210      	str	r2, [sp, #64]	; 0x40
  4010c8:	442b      	add	r3, r5
  4010ca:	46ca      	mov	sl, r9
  4010cc:	9303      	str	r3, [sp, #12]
  4010ce:	7823      	ldrb	r3, [r4, #0]
  4010d0:	2b00      	cmp	r3, #0
  4010d2:	f000 83e0 	beq.w	401896 <_vfiprintf_r+0x88a>
  4010d6:	2000      	movs	r0, #0
  4010d8:	f04f 0300 	mov.w	r3, #0
  4010dc:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4010e0:	f104 0801 	add.w	r8, r4, #1
  4010e4:	7862      	ldrb	r2, [r4, #1]
  4010e6:	4605      	mov	r5, r0
  4010e8:	4606      	mov	r6, r0
  4010ea:	4603      	mov	r3, r0
  4010ec:	f04f 34ff 	mov.w	r4, #4294967295
  4010f0:	f108 0801 	add.w	r8, r8, #1
  4010f4:	f1a2 0120 	sub.w	r1, r2, #32
  4010f8:	2958      	cmp	r1, #88	; 0x58
  4010fa:	f200 82de 	bhi.w	4016ba <_vfiprintf_r+0x6ae>
  4010fe:	e8df f011 	tbh	[pc, r1, lsl #1]
  401102:	0221      	.short	0x0221
  401104:	02dc02dc 	.word	0x02dc02dc
  401108:	02dc0229 	.word	0x02dc0229
  40110c:	02dc02dc 	.word	0x02dc02dc
  401110:	02dc02dc 	.word	0x02dc02dc
  401114:	028902dc 	.word	0x028902dc
  401118:	02dc0295 	.word	0x02dc0295
  40111c:	02bd00a2 	.word	0x02bd00a2
  401120:	019f02dc 	.word	0x019f02dc
  401124:	01a401a4 	.word	0x01a401a4
  401128:	01a401a4 	.word	0x01a401a4
  40112c:	01a401a4 	.word	0x01a401a4
  401130:	01a401a4 	.word	0x01a401a4
  401134:	02dc01a4 	.word	0x02dc01a4
  401138:	02dc02dc 	.word	0x02dc02dc
  40113c:	02dc02dc 	.word	0x02dc02dc
  401140:	02dc02dc 	.word	0x02dc02dc
  401144:	02dc02dc 	.word	0x02dc02dc
  401148:	01b202dc 	.word	0x01b202dc
  40114c:	02dc02dc 	.word	0x02dc02dc
  401150:	02dc02dc 	.word	0x02dc02dc
  401154:	02dc02dc 	.word	0x02dc02dc
  401158:	02dc02dc 	.word	0x02dc02dc
  40115c:	02dc02dc 	.word	0x02dc02dc
  401160:	02dc0197 	.word	0x02dc0197
  401164:	02dc02dc 	.word	0x02dc02dc
  401168:	02dc02dc 	.word	0x02dc02dc
  40116c:	02dc019b 	.word	0x02dc019b
  401170:	025302dc 	.word	0x025302dc
  401174:	02dc02dc 	.word	0x02dc02dc
  401178:	02dc02dc 	.word	0x02dc02dc
  40117c:	02dc02dc 	.word	0x02dc02dc
  401180:	02dc02dc 	.word	0x02dc02dc
  401184:	02dc02dc 	.word	0x02dc02dc
  401188:	021b025a 	.word	0x021b025a
  40118c:	02dc02dc 	.word	0x02dc02dc
  401190:	026e02dc 	.word	0x026e02dc
  401194:	02dc021b 	.word	0x02dc021b
  401198:	027302dc 	.word	0x027302dc
  40119c:	01f502dc 	.word	0x01f502dc
  4011a0:	02090182 	.word	0x02090182
  4011a4:	02dc02d7 	.word	0x02dc02d7
  4011a8:	02dc029a 	.word	0x02dc029a
  4011ac:	02dc00a7 	.word	0x02dc00a7
  4011b0:	022e02dc 	.word	0x022e02dc
  4011b4:	f10a 0a08 	add.w	sl, sl, #8
  4011b8:	9b03      	ldr	r3, [sp, #12]
  4011ba:	442b      	add	r3, r5
  4011bc:	9303      	str	r3, [sp, #12]
  4011be:	e786      	b.n	4010ce <_vfiprintf_r+0xc2>
  4011c0:	4659      	mov	r1, fp
  4011c2:	9806      	ldr	r0, [sp, #24]
  4011c4:	f001 fab6 	bl	402734 <__swsetup_r>
  4011c8:	bb18      	cbnz	r0, 401212 <_vfiprintf_r+0x206>
  4011ca:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4011ce:	f001 031a 	and.w	r3, r1, #26
  4011d2:	2b0a      	cmp	r3, #10
  4011d4:	f47f af4b 	bne.w	40106e <_vfiprintf_r+0x62>
  4011d8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4011dc:	2b00      	cmp	r3, #0
  4011de:	f6ff af46 	blt.w	40106e <_vfiprintf_r+0x62>
  4011e2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4011e6:	07db      	lsls	r3, r3, #31
  4011e8:	d405      	bmi.n	4011f6 <_vfiprintf_r+0x1ea>
  4011ea:	058f      	lsls	r7, r1, #22
  4011ec:	d403      	bmi.n	4011f6 <_vfiprintf_r+0x1ea>
  4011ee:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4011f2:	f002 f907 	bl	403404 <__retarget_lock_release_recursive>
  4011f6:	462b      	mov	r3, r5
  4011f8:	4642      	mov	r2, r8
  4011fa:	4659      	mov	r1, fp
  4011fc:	9806      	ldr	r0, [sp, #24]
  4011fe:	f000 fd4d 	bl	401c9c <__sbprintf>
  401202:	9003      	str	r0, [sp, #12]
  401204:	9803      	ldr	r0, [sp, #12]
  401206:	b02d      	add	sp, #180	; 0xb4
  401208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40120c:	f001 fc10 	bl	402a30 <__sinit>
  401210:	e709      	b.n	401026 <_vfiprintf_r+0x1a>
  401212:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401216:	07d9      	lsls	r1, r3, #31
  401218:	d404      	bmi.n	401224 <_vfiprintf_r+0x218>
  40121a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40121e:	059a      	lsls	r2, r3, #22
  401220:	f140 84aa 	bpl.w	401b78 <_vfiprintf_r+0xb6c>
  401224:	f04f 33ff 	mov.w	r3, #4294967295
  401228:	9303      	str	r3, [sp, #12]
  40122a:	9803      	ldr	r0, [sp, #12]
  40122c:	b02d      	add	sp, #180	; 0xb4
  40122e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401232:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401236:	f002 f8e3 	bl	403400 <__retarget_lock_acquire_recursive>
  40123a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40123e:	b281      	uxth	r1, r0
  401240:	e6fb      	b.n	40103a <_vfiprintf_r+0x2e>
  401242:	4276      	negs	r6, r6
  401244:	9207      	str	r2, [sp, #28]
  401246:	f043 0304 	orr.w	r3, r3, #4
  40124a:	f898 2000 	ldrb.w	r2, [r8]
  40124e:	e74f      	b.n	4010f0 <_vfiprintf_r+0xe4>
  401250:	9608      	str	r6, [sp, #32]
  401252:	069e      	lsls	r6, r3, #26
  401254:	f100 8450 	bmi.w	401af8 <_vfiprintf_r+0xaec>
  401258:	9907      	ldr	r1, [sp, #28]
  40125a:	06dd      	lsls	r5, r3, #27
  40125c:	460a      	mov	r2, r1
  40125e:	f100 83ef 	bmi.w	401a40 <_vfiprintf_r+0xa34>
  401262:	0658      	lsls	r0, r3, #25
  401264:	f140 83ec 	bpl.w	401a40 <_vfiprintf_r+0xa34>
  401268:	880e      	ldrh	r6, [r1, #0]
  40126a:	3104      	adds	r1, #4
  40126c:	2700      	movs	r7, #0
  40126e:	2201      	movs	r2, #1
  401270:	9107      	str	r1, [sp, #28]
  401272:	f04f 0100 	mov.w	r1, #0
  401276:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40127a:	2500      	movs	r5, #0
  40127c:	1c61      	adds	r1, r4, #1
  40127e:	f000 8116 	beq.w	4014ae <_vfiprintf_r+0x4a2>
  401282:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  401286:	9102      	str	r1, [sp, #8]
  401288:	ea56 0107 	orrs.w	r1, r6, r7
  40128c:	f040 8114 	bne.w	4014b8 <_vfiprintf_r+0x4ac>
  401290:	2c00      	cmp	r4, #0
  401292:	f040 835c 	bne.w	40194e <_vfiprintf_r+0x942>
  401296:	2a00      	cmp	r2, #0
  401298:	f040 83b7 	bne.w	401a0a <_vfiprintf_r+0x9fe>
  40129c:	f013 0301 	ands.w	r3, r3, #1
  4012a0:	9305      	str	r3, [sp, #20]
  4012a2:	f000 8457 	beq.w	401b54 <_vfiprintf_r+0xb48>
  4012a6:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  4012aa:	2330      	movs	r3, #48	; 0x30
  4012ac:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  4012b0:	9b05      	ldr	r3, [sp, #20]
  4012b2:	42a3      	cmp	r3, r4
  4012b4:	bfb8      	it	lt
  4012b6:	4623      	movlt	r3, r4
  4012b8:	9301      	str	r3, [sp, #4]
  4012ba:	b10d      	cbz	r5, 4012c0 <_vfiprintf_r+0x2b4>
  4012bc:	3301      	adds	r3, #1
  4012be:	9301      	str	r3, [sp, #4]
  4012c0:	9b02      	ldr	r3, [sp, #8]
  4012c2:	f013 0302 	ands.w	r3, r3, #2
  4012c6:	9309      	str	r3, [sp, #36]	; 0x24
  4012c8:	d002      	beq.n	4012d0 <_vfiprintf_r+0x2c4>
  4012ca:	9b01      	ldr	r3, [sp, #4]
  4012cc:	3302      	adds	r3, #2
  4012ce:	9301      	str	r3, [sp, #4]
  4012d0:	9b02      	ldr	r3, [sp, #8]
  4012d2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4012d6:	930a      	str	r3, [sp, #40]	; 0x28
  4012d8:	f040 8217 	bne.w	40170a <_vfiprintf_r+0x6fe>
  4012dc:	9b08      	ldr	r3, [sp, #32]
  4012de:	9a01      	ldr	r2, [sp, #4]
  4012e0:	1a9d      	subs	r5, r3, r2
  4012e2:	2d00      	cmp	r5, #0
  4012e4:	f340 8211 	ble.w	40170a <_vfiprintf_r+0x6fe>
  4012e8:	2d10      	cmp	r5, #16
  4012ea:	f340 8490 	ble.w	401c0e <_vfiprintf_r+0xc02>
  4012ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4012f0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4012f2:	4ec4      	ldr	r6, [pc, #784]	; (401604 <_vfiprintf_r+0x5f8>)
  4012f4:	46d6      	mov	lr, sl
  4012f6:	2710      	movs	r7, #16
  4012f8:	46a2      	mov	sl, r4
  4012fa:	4619      	mov	r1, r3
  4012fc:	9c06      	ldr	r4, [sp, #24]
  4012fe:	e007      	b.n	401310 <_vfiprintf_r+0x304>
  401300:	f101 0c02 	add.w	ip, r1, #2
  401304:	f10e 0e08 	add.w	lr, lr, #8
  401308:	4601      	mov	r1, r0
  40130a:	3d10      	subs	r5, #16
  40130c:	2d10      	cmp	r5, #16
  40130e:	dd11      	ble.n	401334 <_vfiprintf_r+0x328>
  401310:	1c48      	adds	r0, r1, #1
  401312:	3210      	adds	r2, #16
  401314:	2807      	cmp	r0, #7
  401316:	9211      	str	r2, [sp, #68]	; 0x44
  401318:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40131c:	9010      	str	r0, [sp, #64]	; 0x40
  40131e:	ddef      	ble.n	401300 <_vfiprintf_r+0x2f4>
  401320:	2a00      	cmp	r2, #0
  401322:	f040 81e4 	bne.w	4016ee <_vfiprintf_r+0x6e2>
  401326:	3d10      	subs	r5, #16
  401328:	2d10      	cmp	r5, #16
  40132a:	4611      	mov	r1, r2
  40132c:	f04f 0c01 	mov.w	ip, #1
  401330:	46ce      	mov	lr, r9
  401332:	dced      	bgt.n	401310 <_vfiprintf_r+0x304>
  401334:	4654      	mov	r4, sl
  401336:	4661      	mov	r1, ip
  401338:	46f2      	mov	sl, lr
  40133a:	442a      	add	r2, r5
  40133c:	2907      	cmp	r1, #7
  40133e:	9211      	str	r2, [sp, #68]	; 0x44
  401340:	f8ca 6000 	str.w	r6, [sl]
  401344:	f8ca 5004 	str.w	r5, [sl, #4]
  401348:	9110      	str	r1, [sp, #64]	; 0x40
  40134a:	f300 82ec 	bgt.w	401926 <_vfiprintf_r+0x91a>
  40134e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401352:	f10a 0a08 	add.w	sl, sl, #8
  401356:	1c48      	adds	r0, r1, #1
  401358:	2d00      	cmp	r5, #0
  40135a:	f040 81de 	bne.w	40171a <_vfiprintf_r+0x70e>
  40135e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401360:	2b00      	cmp	r3, #0
  401362:	f000 81f8 	beq.w	401756 <_vfiprintf_r+0x74a>
  401366:	3202      	adds	r2, #2
  401368:	a90e      	add	r1, sp, #56	; 0x38
  40136a:	2302      	movs	r3, #2
  40136c:	2807      	cmp	r0, #7
  40136e:	9211      	str	r2, [sp, #68]	; 0x44
  401370:	9010      	str	r0, [sp, #64]	; 0x40
  401372:	e88a 000a 	stmia.w	sl, {r1, r3}
  401376:	f340 81ea 	ble.w	40174e <_vfiprintf_r+0x742>
  40137a:	2a00      	cmp	r2, #0
  40137c:	f040 838c 	bne.w	401a98 <_vfiprintf_r+0xa8c>
  401380:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401382:	2b80      	cmp	r3, #128	; 0x80
  401384:	f04f 0001 	mov.w	r0, #1
  401388:	4611      	mov	r1, r2
  40138a:	46ca      	mov	sl, r9
  40138c:	f040 81e7 	bne.w	40175e <_vfiprintf_r+0x752>
  401390:	9b08      	ldr	r3, [sp, #32]
  401392:	9d01      	ldr	r5, [sp, #4]
  401394:	1b5e      	subs	r6, r3, r5
  401396:	2e00      	cmp	r6, #0
  401398:	f340 81e1 	ble.w	40175e <_vfiprintf_r+0x752>
  40139c:	2e10      	cmp	r6, #16
  40139e:	4d9a      	ldr	r5, [pc, #616]	; (401608 <_vfiprintf_r+0x5fc>)
  4013a0:	f340 8450 	ble.w	401c44 <_vfiprintf_r+0xc38>
  4013a4:	46d4      	mov	ip, sl
  4013a6:	2710      	movs	r7, #16
  4013a8:	46a2      	mov	sl, r4
  4013aa:	9c06      	ldr	r4, [sp, #24]
  4013ac:	e007      	b.n	4013be <_vfiprintf_r+0x3b2>
  4013ae:	f101 0e02 	add.w	lr, r1, #2
  4013b2:	f10c 0c08 	add.w	ip, ip, #8
  4013b6:	4601      	mov	r1, r0
  4013b8:	3e10      	subs	r6, #16
  4013ba:	2e10      	cmp	r6, #16
  4013bc:	dd11      	ble.n	4013e2 <_vfiprintf_r+0x3d6>
  4013be:	1c48      	adds	r0, r1, #1
  4013c0:	3210      	adds	r2, #16
  4013c2:	2807      	cmp	r0, #7
  4013c4:	9211      	str	r2, [sp, #68]	; 0x44
  4013c6:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4013ca:	9010      	str	r0, [sp, #64]	; 0x40
  4013cc:	ddef      	ble.n	4013ae <_vfiprintf_r+0x3a2>
  4013ce:	2a00      	cmp	r2, #0
  4013d0:	f040 829d 	bne.w	40190e <_vfiprintf_r+0x902>
  4013d4:	3e10      	subs	r6, #16
  4013d6:	2e10      	cmp	r6, #16
  4013d8:	f04f 0e01 	mov.w	lr, #1
  4013dc:	4611      	mov	r1, r2
  4013de:	46cc      	mov	ip, r9
  4013e0:	dced      	bgt.n	4013be <_vfiprintf_r+0x3b2>
  4013e2:	4654      	mov	r4, sl
  4013e4:	46e2      	mov	sl, ip
  4013e6:	4432      	add	r2, r6
  4013e8:	f1be 0f07 	cmp.w	lr, #7
  4013ec:	9211      	str	r2, [sp, #68]	; 0x44
  4013ee:	e88a 0060 	stmia.w	sl, {r5, r6}
  4013f2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4013f6:	f300 8369 	bgt.w	401acc <_vfiprintf_r+0xac0>
  4013fa:	f10a 0a08 	add.w	sl, sl, #8
  4013fe:	f10e 0001 	add.w	r0, lr, #1
  401402:	4671      	mov	r1, lr
  401404:	e1ab      	b.n	40175e <_vfiprintf_r+0x752>
  401406:	9608      	str	r6, [sp, #32]
  401408:	f013 0220 	ands.w	r2, r3, #32
  40140c:	f040 838c 	bne.w	401b28 <_vfiprintf_r+0xb1c>
  401410:	f013 0110 	ands.w	r1, r3, #16
  401414:	f040 831a 	bne.w	401a4c <_vfiprintf_r+0xa40>
  401418:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40141c:	f000 8316 	beq.w	401a4c <_vfiprintf_r+0xa40>
  401420:	9807      	ldr	r0, [sp, #28]
  401422:	460a      	mov	r2, r1
  401424:	4601      	mov	r1, r0
  401426:	3104      	adds	r1, #4
  401428:	8806      	ldrh	r6, [r0, #0]
  40142a:	9107      	str	r1, [sp, #28]
  40142c:	2700      	movs	r7, #0
  40142e:	e720      	b.n	401272 <_vfiprintf_r+0x266>
  401430:	9608      	str	r6, [sp, #32]
  401432:	f043 0310 	orr.w	r3, r3, #16
  401436:	e7e7      	b.n	401408 <_vfiprintf_r+0x3fc>
  401438:	9608      	str	r6, [sp, #32]
  40143a:	f043 0310 	orr.w	r3, r3, #16
  40143e:	e708      	b.n	401252 <_vfiprintf_r+0x246>
  401440:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401444:	f898 2000 	ldrb.w	r2, [r8]
  401448:	e652      	b.n	4010f0 <_vfiprintf_r+0xe4>
  40144a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40144e:	2600      	movs	r6, #0
  401450:	f818 2b01 	ldrb.w	r2, [r8], #1
  401454:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  401458:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40145c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401460:	2909      	cmp	r1, #9
  401462:	d9f5      	bls.n	401450 <_vfiprintf_r+0x444>
  401464:	e646      	b.n	4010f4 <_vfiprintf_r+0xe8>
  401466:	9608      	str	r6, [sp, #32]
  401468:	2800      	cmp	r0, #0
  40146a:	f040 8408 	bne.w	401c7e <_vfiprintf_r+0xc72>
  40146e:	f043 0310 	orr.w	r3, r3, #16
  401472:	069e      	lsls	r6, r3, #26
  401474:	f100 834c 	bmi.w	401b10 <_vfiprintf_r+0xb04>
  401478:	06dd      	lsls	r5, r3, #27
  40147a:	f100 82f3 	bmi.w	401a64 <_vfiprintf_r+0xa58>
  40147e:	0658      	lsls	r0, r3, #25
  401480:	f140 82f0 	bpl.w	401a64 <_vfiprintf_r+0xa58>
  401484:	9d07      	ldr	r5, [sp, #28]
  401486:	f9b5 6000 	ldrsh.w	r6, [r5]
  40148a:	462a      	mov	r2, r5
  40148c:	17f7      	asrs	r7, r6, #31
  40148e:	3204      	adds	r2, #4
  401490:	4630      	mov	r0, r6
  401492:	4639      	mov	r1, r7
  401494:	9207      	str	r2, [sp, #28]
  401496:	2800      	cmp	r0, #0
  401498:	f171 0200 	sbcs.w	r2, r1, #0
  40149c:	f2c0 835d 	blt.w	401b5a <_vfiprintf_r+0xb4e>
  4014a0:	1c61      	adds	r1, r4, #1
  4014a2:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4014a6:	f04f 0201 	mov.w	r2, #1
  4014aa:	f47f aeea 	bne.w	401282 <_vfiprintf_r+0x276>
  4014ae:	ea56 0107 	orrs.w	r1, r6, r7
  4014b2:	f000 824d 	beq.w	401950 <_vfiprintf_r+0x944>
  4014b6:	9302      	str	r3, [sp, #8]
  4014b8:	2a01      	cmp	r2, #1
  4014ba:	f000 828c 	beq.w	4019d6 <_vfiprintf_r+0x9ca>
  4014be:	2a02      	cmp	r2, #2
  4014c0:	f040 825c 	bne.w	40197c <_vfiprintf_r+0x970>
  4014c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4014c6:	46cb      	mov	fp, r9
  4014c8:	0933      	lsrs	r3, r6, #4
  4014ca:	f006 010f 	and.w	r1, r6, #15
  4014ce:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4014d2:	093a      	lsrs	r2, r7, #4
  4014d4:	461e      	mov	r6, r3
  4014d6:	4617      	mov	r7, r2
  4014d8:	5c43      	ldrb	r3, [r0, r1]
  4014da:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4014de:	ea56 0307 	orrs.w	r3, r6, r7
  4014e2:	d1f1      	bne.n	4014c8 <_vfiprintf_r+0x4bc>
  4014e4:	eba9 030b 	sub.w	r3, r9, fp
  4014e8:	9305      	str	r3, [sp, #20]
  4014ea:	e6e1      	b.n	4012b0 <_vfiprintf_r+0x2a4>
  4014ec:	2800      	cmp	r0, #0
  4014ee:	f040 83c0 	bne.w	401c72 <_vfiprintf_r+0xc66>
  4014f2:	0699      	lsls	r1, r3, #26
  4014f4:	f100 8367 	bmi.w	401bc6 <_vfiprintf_r+0xbba>
  4014f8:	06da      	lsls	r2, r3, #27
  4014fa:	f100 80f1 	bmi.w	4016e0 <_vfiprintf_r+0x6d4>
  4014fe:	065b      	lsls	r3, r3, #25
  401500:	f140 80ee 	bpl.w	4016e0 <_vfiprintf_r+0x6d4>
  401504:	9a07      	ldr	r2, [sp, #28]
  401506:	6813      	ldr	r3, [r2, #0]
  401508:	3204      	adds	r2, #4
  40150a:	9207      	str	r2, [sp, #28]
  40150c:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  401510:	801a      	strh	r2, [r3, #0]
  401512:	e5b8      	b.n	401086 <_vfiprintf_r+0x7a>
  401514:	9807      	ldr	r0, [sp, #28]
  401516:	4a3d      	ldr	r2, [pc, #244]	; (40160c <_vfiprintf_r+0x600>)
  401518:	9608      	str	r6, [sp, #32]
  40151a:	920b      	str	r2, [sp, #44]	; 0x2c
  40151c:	6806      	ldr	r6, [r0, #0]
  40151e:	2278      	movs	r2, #120	; 0x78
  401520:	2130      	movs	r1, #48	; 0x30
  401522:	3004      	adds	r0, #4
  401524:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401528:	f043 0302 	orr.w	r3, r3, #2
  40152c:	9007      	str	r0, [sp, #28]
  40152e:	2700      	movs	r7, #0
  401530:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401534:	2202      	movs	r2, #2
  401536:	e69c      	b.n	401272 <_vfiprintf_r+0x266>
  401538:	9608      	str	r6, [sp, #32]
  40153a:	2800      	cmp	r0, #0
  40153c:	d099      	beq.n	401472 <_vfiprintf_r+0x466>
  40153e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401542:	e796      	b.n	401472 <_vfiprintf_r+0x466>
  401544:	f898 2000 	ldrb.w	r2, [r8]
  401548:	2d00      	cmp	r5, #0
  40154a:	f47f add1 	bne.w	4010f0 <_vfiprintf_r+0xe4>
  40154e:	2001      	movs	r0, #1
  401550:	2520      	movs	r5, #32
  401552:	e5cd      	b.n	4010f0 <_vfiprintf_r+0xe4>
  401554:	f043 0301 	orr.w	r3, r3, #1
  401558:	f898 2000 	ldrb.w	r2, [r8]
  40155c:	e5c8      	b.n	4010f0 <_vfiprintf_r+0xe4>
  40155e:	9608      	str	r6, [sp, #32]
  401560:	2800      	cmp	r0, #0
  401562:	f040 8393 	bne.w	401c8c <_vfiprintf_r+0xc80>
  401566:	4929      	ldr	r1, [pc, #164]	; (40160c <_vfiprintf_r+0x600>)
  401568:	910b      	str	r1, [sp, #44]	; 0x2c
  40156a:	069f      	lsls	r7, r3, #26
  40156c:	f100 82e8 	bmi.w	401b40 <_vfiprintf_r+0xb34>
  401570:	9807      	ldr	r0, [sp, #28]
  401572:	06de      	lsls	r6, r3, #27
  401574:	4601      	mov	r1, r0
  401576:	f100 8270 	bmi.w	401a5a <_vfiprintf_r+0xa4e>
  40157a:	065d      	lsls	r5, r3, #25
  40157c:	f140 826d 	bpl.w	401a5a <_vfiprintf_r+0xa4e>
  401580:	3104      	adds	r1, #4
  401582:	8806      	ldrh	r6, [r0, #0]
  401584:	9107      	str	r1, [sp, #28]
  401586:	2700      	movs	r7, #0
  401588:	07d8      	lsls	r0, r3, #31
  40158a:	f140 8222 	bpl.w	4019d2 <_vfiprintf_r+0x9c6>
  40158e:	ea56 0107 	orrs.w	r1, r6, r7
  401592:	f000 821e 	beq.w	4019d2 <_vfiprintf_r+0x9c6>
  401596:	2130      	movs	r1, #48	; 0x30
  401598:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40159c:	f043 0302 	orr.w	r3, r3, #2
  4015a0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4015a4:	2202      	movs	r2, #2
  4015a6:	e664      	b.n	401272 <_vfiprintf_r+0x266>
  4015a8:	9608      	str	r6, [sp, #32]
  4015aa:	2800      	cmp	r0, #0
  4015ac:	f040 836b 	bne.w	401c86 <_vfiprintf_r+0xc7a>
  4015b0:	4917      	ldr	r1, [pc, #92]	; (401610 <_vfiprintf_r+0x604>)
  4015b2:	910b      	str	r1, [sp, #44]	; 0x2c
  4015b4:	e7d9      	b.n	40156a <_vfiprintf_r+0x55e>
  4015b6:	9907      	ldr	r1, [sp, #28]
  4015b8:	9608      	str	r6, [sp, #32]
  4015ba:	680a      	ldr	r2, [r1, #0]
  4015bc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4015c0:	f04f 0000 	mov.w	r0, #0
  4015c4:	460a      	mov	r2, r1
  4015c6:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4015ca:	3204      	adds	r2, #4
  4015cc:	2001      	movs	r0, #1
  4015ce:	9001      	str	r0, [sp, #4]
  4015d0:	9207      	str	r2, [sp, #28]
  4015d2:	9005      	str	r0, [sp, #20]
  4015d4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4015d8:	9302      	str	r3, [sp, #8]
  4015da:	2400      	movs	r4, #0
  4015dc:	e670      	b.n	4012c0 <_vfiprintf_r+0x2b4>
  4015de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4015e2:	f898 2000 	ldrb.w	r2, [r8]
  4015e6:	e583      	b.n	4010f0 <_vfiprintf_r+0xe4>
  4015e8:	f898 2000 	ldrb.w	r2, [r8]
  4015ec:	2a6c      	cmp	r2, #108	; 0x6c
  4015ee:	bf03      	ittte	eq
  4015f0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4015f4:	f043 0320 	orreq.w	r3, r3, #32
  4015f8:	f108 0801 	addeq.w	r8, r8, #1
  4015fc:	f043 0310 	orrne.w	r3, r3, #16
  401600:	e576      	b.n	4010f0 <_vfiprintf_r+0xe4>
  401602:	bf00      	nop
  401604:	0040533c 	.word	0x0040533c
  401608:	0040534c 	.word	0x0040534c
  40160c:	00405320 	.word	0x00405320
  401610:	0040530c 	.word	0x0040530c
  401614:	9907      	ldr	r1, [sp, #28]
  401616:	680e      	ldr	r6, [r1, #0]
  401618:	460a      	mov	r2, r1
  40161a:	2e00      	cmp	r6, #0
  40161c:	f102 0204 	add.w	r2, r2, #4
  401620:	f6ff ae0f 	blt.w	401242 <_vfiprintf_r+0x236>
  401624:	9207      	str	r2, [sp, #28]
  401626:	f898 2000 	ldrb.w	r2, [r8]
  40162a:	e561      	b.n	4010f0 <_vfiprintf_r+0xe4>
  40162c:	f898 2000 	ldrb.w	r2, [r8]
  401630:	2001      	movs	r0, #1
  401632:	252b      	movs	r5, #43	; 0x2b
  401634:	e55c      	b.n	4010f0 <_vfiprintf_r+0xe4>
  401636:	9907      	ldr	r1, [sp, #28]
  401638:	9608      	str	r6, [sp, #32]
  40163a:	f8d1 b000 	ldr.w	fp, [r1]
  40163e:	f04f 0200 	mov.w	r2, #0
  401642:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401646:	1d0e      	adds	r6, r1, #4
  401648:	f1bb 0f00 	cmp.w	fp, #0
  40164c:	f000 82e5 	beq.w	401c1a <_vfiprintf_r+0xc0e>
  401650:	1c67      	adds	r7, r4, #1
  401652:	f000 82c4 	beq.w	401bde <_vfiprintf_r+0xbd2>
  401656:	4622      	mov	r2, r4
  401658:	2100      	movs	r1, #0
  40165a:	4658      	mov	r0, fp
  40165c:	9301      	str	r3, [sp, #4]
  40165e:	f002 fa47 	bl	403af0 <memchr>
  401662:	9b01      	ldr	r3, [sp, #4]
  401664:	2800      	cmp	r0, #0
  401666:	f000 82e5 	beq.w	401c34 <_vfiprintf_r+0xc28>
  40166a:	eba0 020b 	sub.w	r2, r0, fp
  40166e:	9205      	str	r2, [sp, #20]
  401670:	9607      	str	r6, [sp, #28]
  401672:	9302      	str	r3, [sp, #8]
  401674:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401678:	2400      	movs	r4, #0
  40167a:	e619      	b.n	4012b0 <_vfiprintf_r+0x2a4>
  40167c:	f898 2000 	ldrb.w	r2, [r8]
  401680:	2a2a      	cmp	r2, #42	; 0x2a
  401682:	f108 0701 	add.w	r7, r8, #1
  401686:	f000 82e9 	beq.w	401c5c <_vfiprintf_r+0xc50>
  40168a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40168e:	2909      	cmp	r1, #9
  401690:	46b8      	mov	r8, r7
  401692:	f04f 0400 	mov.w	r4, #0
  401696:	f63f ad2d 	bhi.w	4010f4 <_vfiprintf_r+0xe8>
  40169a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40169e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4016a2:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  4016a6:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4016aa:	2909      	cmp	r1, #9
  4016ac:	d9f5      	bls.n	40169a <_vfiprintf_r+0x68e>
  4016ae:	e521      	b.n	4010f4 <_vfiprintf_r+0xe8>
  4016b0:	f043 0320 	orr.w	r3, r3, #32
  4016b4:	f898 2000 	ldrb.w	r2, [r8]
  4016b8:	e51a      	b.n	4010f0 <_vfiprintf_r+0xe4>
  4016ba:	9608      	str	r6, [sp, #32]
  4016bc:	2800      	cmp	r0, #0
  4016be:	f040 82db 	bne.w	401c78 <_vfiprintf_r+0xc6c>
  4016c2:	2a00      	cmp	r2, #0
  4016c4:	f000 80e7 	beq.w	401896 <_vfiprintf_r+0x88a>
  4016c8:	2101      	movs	r1, #1
  4016ca:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4016ce:	f04f 0200 	mov.w	r2, #0
  4016d2:	9101      	str	r1, [sp, #4]
  4016d4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4016d8:	9105      	str	r1, [sp, #20]
  4016da:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4016de:	e77b      	b.n	4015d8 <_vfiprintf_r+0x5cc>
  4016e0:	9a07      	ldr	r2, [sp, #28]
  4016e2:	6813      	ldr	r3, [r2, #0]
  4016e4:	3204      	adds	r2, #4
  4016e6:	9207      	str	r2, [sp, #28]
  4016e8:	9a03      	ldr	r2, [sp, #12]
  4016ea:	601a      	str	r2, [r3, #0]
  4016ec:	e4cb      	b.n	401086 <_vfiprintf_r+0x7a>
  4016ee:	aa0f      	add	r2, sp, #60	; 0x3c
  4016f0:	9904      	ldr	r1, [sp, #16]
  4016f2:	4620      	mov	r0, r4
  4016f4:	f7ff fc4a 	bl	400f8c <__sprint_r.part.0>
  4016f8:	2800      	cmp	r0, #0
  4016fa:	f040 8139 	bne.w	401970 <_vfiprintf_r+0x964>
  4016fe:	9910      	ldr	r1, [sp, #64]	; 0x40
  401700:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401702:	f101 0c01 	add.w	ip, r1, #1
  401706:	46ce      	mov	lr, r9
  401708:	e5ff      	b.n	40130a <_vfiprintf_r+0x2fe>
  40170a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40170c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40170e:	1c48      	adds	r0, r1, #1
  401710:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401714:	2d00      	cmp	r5, #0
  401716:	f43f ae22 	beq.w	40135e <_vfiprintf_r+0x352>
  40171a:	3201      	adds	r2, #1
  40171c:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  401720:	2101      	movs	r1, #1
  401722:	2807      	cmp	r0, #7
  401724:	9211      	str	r2, [sp, #68]	; 0x44
  401726:	9010      	str	r0, [sp, #64]	; 0x40
  401728:	f8ca 5000 	str.w	r5, [sl]
  40172c:	f8ca 1004 	str.w	r1, [sl, #4]
  401730:	f340 8108 	ble.w	401944 <_vfiprintf_r+0x938>
  401734:	2a00      	cmp	r2, #0
  401736:	f040 81bc 	bne.w	401ab2 <_vfiprintf_r+0xaa6>
  40173a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40173c:	2b00      	cmp	r3, #0
  40173e:	f43f ae1f 	beq.w	401380 <_vfiprintf_r+0x374>
  401742:	ab0e      	add	r3, sp, #56	; 0x38
  401744:	2202      	movs	r2, #2
  401746:	4608      	mov	r0, r1
  401748:	931c      	str	r3, [sp, #112]	; 0x70
  40174a:	921d      	str	r2, [sp, #116]	; 0x74
  40174c:	46ca      	mov	sl, r9
  40174e:	4601      	mov	r1, r0
  401750:	f10a 0a08 	add.w	sl, sl, #8
  401754:	3001      	adds	r0, #1
  401756:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401758:	2b80      	cmp	r3, #128	; 0x80
  40175a:	f43f ae19 	beq.w	401390 <_vfiprintf_r+0x384>
  40175e:	9b05      	ldr	r3, [sp, #20]
  401760:	1ae4      	subs	r4, r4, r3
  401762:	2c00      	cmp	r4, #0
  401764:	dd2e      	ble.n	4017c4 <_vfiprintf_r+0x7b8>
  401766:	2c10      	cmp	r4, #16
  401768:	4db3      	ldr	r5, [pc, #716]	; (401a38 <_vfiprintf_r+0xa2c>)
  40176a:	dd1e      	ble.n	4017aa <_vfiprintf_r+0x79e>
  40176c:	46d6      	mov	lr, sl
  40176e:	2610      	movs	r6, #16
  401770:	9f06      	ldr	r7, [sp, #24]
  401772:	f8dd a010 	ldr.w	sl, [sp, #16]
  401776:	e006      	b.n	401786 <_vfiprintf_r+0x77a>
  401778:	1c88      	adds	r0, r1, #2
  40177a:	f10e 0e08 	add.w	lr, lr, #8
  40177e:	4619      	mov	r1, r3
  401780:	3c10      	subs	r4, #16
  401782:	2c10      	cmp	r4, #16
  401784:	dd10      	ble.n	4017a8 <_vfiprintf_r+0x79c>
  401786:	1c4b      	adds	r3, r1, #1
  401788:	3210      	adds	r2, #16
  40178a:	2b07      	cmp	r3, #7
  40178c:	9211      	str	r2, [sp, #68]	; 0x44
  40178e:	e88e 0060 	stmia.w	lr, {r5, r6}
  401792:	9310      	str	r3, [sp, #64]	; 0x40
  401794:	ddf0      	ble.n	401778 <_vfiprintf_r+0x76c>
  401796:	2a00      	cmp	r2, #0
  401798:	d165      	bne.n	401866 <_vfiprintf_r+0x85a>
  40179a:	3c10      	subs	r4, #16
  40179c:	2c10      	cmp	r4, #16
  40179e:	f04f 0001 	mov.w	r0, #1
  4017a2:	4611      	mov	r1, r2
  4017a4:	46ce      	mov	lr, r9
  4017a6:	dcee      	bgt.n	401786 <_vfiprintf_r+0x77a>
  4017a8:	46f2      	mov	sl, lr
  4017aa:	4422      	add	r2, r4
  4017ac:	2807      	cmp	r0, #7
  4017ae:	9211      	str	r2, [sp, #68]	; 0x44
  4017b0:	f8ca 5000 	str.w	r5, [sl]
  4017b4:	f8ca 4004 	str.w	r4, [sl, #4]
  4017b8:	9010      	str	r0, [sp, #64]	; 0x40
  4017ba:	f300 8085 	bgt.w	4018c8 <_vfiprintf_r+0x8bc>
  4017be:	f10a 0a08 	add.w	sl, sl, #8
  4017c2:	3001      	adds	r0, #1
  4017c4:	9905      	ldr	r1, [sp, #20]
  4017c6:	f8ca b000 	str.w	fp, [sl]
  4017ca:	440a      	add	r2, r1
  4017cc:	2807      	cmp	r0, #7
  4017ce:	9211      	str	r2, [sp, #68]	; 0x44
  4017d0:	f8ca 1004 	str.w	r1, [sl, #4]
  4017d4:	9010      	str	r0, [sp, #64]	; 0x40
  4017d6:	f340 8082 	ble.w	4018de <_vfiprintf_r+0x8d2>
  4017da:	2a00      	cmp	r2, #0
  4017dc:	f040 8118 	bne.w	401a10 <_vfiprintf_r+0xa04>
  4017e0:	9b02      	ldr	r3, [sp, #8]
  4017e2:	9210      	str	r2, [sp, #64]	; 0x40
  4017e4:	0758      	lsls	r0, r3, #29
  4017e6:	d535      	bpl.n	401854 <_vfiprintf_r+0x848>
  4017e8:	9b08      	ldr	r3, [sp, #32]
  4017ea:	9901      	ldr	r1, [sp, #4]
  4017ec:	1a5c      	subs	r4, r3, r1
  4017ee:	2c00      	cmp	r4, #0
  4017f0:	f340 80e7 	ble.w	4019c2 <_vfiprintf_r+0x9b6>
  4017f4:	46ca      	mov	sl, r9
  4017f6:	2c10      	cmp	r4, #16
  4017f8:	f340 8218 	ble.w	401c2c <_vfiprintf_r+0xc20>
  4017fc:	9910      	ldr	r1, [sp, #64]	; 0x40
  4017fe:	4e8f      	ldr	r6, [pc, #572]	; (401a3c <_vfiprintf_r+0xa30>)
  401800:	9f06      	ldr	r7, [sp, #24]
  401802:	f8dd b010 	ldr.w	fp, [sp, #16]
  401806:	2510      	movs	r5, #16
  401808:	e006      	b.n	401818 <_vfiprintf_r+0x80c>
  40180a:	1c88      	adds	r0, r1, #2
  40180c:	f10a 0a08 	add.w	sl, sl, #8
  401810:	4619      	mov	r1, r3
  401812:	3c10      	subs	r4, #16
  401814:	2c10      	cmp	r4, #16
  401816:	dd11      	ble.n	40183c <_vfiprintf_r+0x830>
  401818:	1c4b      	adds	r3, r1, #1
  40181a:	3210      	adds	r2, #16
  40181c:	2b07      	cmp	r3, #7
  40181e:	9211      	str	r2, [sp, #68]	; 0x44
  401820:	f8ca 6000 	str.w	r6, [sl]
  401824:	f8ca 5004 	str.w	r5, [sl, #4]
  401828:	9310      	str	r3, [sp, #64]	; 0x40
  40182a:	ddee      	ble.n	40180a <_vfiprintf_r+0x7fe>
  40182c:	bb42      	cbnz	r2, 401880 <_vfiprintf_r+0x874>
  40182e:	3c10      	subs	r4, #16
  401830:	2c10      	cmp	r4, #16
  401832:	f04f 0001 	mov.w	r0, #1
  401836:	4611      	mov	r1, r2
  401838:	46ca      	mov	sl, r9
  40183a:	dced      	bgt.n	401818 <_vfiprintf_r+0x80c>
  40183c:	4422      	add	r2, r4
  40183e:	2807      	cmp	r0, #7
  401840:	9211      	str	r2, [sp, #68]	; 0x44
  401842:	f8ca 6000 	str.w	r6, [sl]
  401846:	f8ca 4004 	str.w	r4, [sl, #4]
  40184a:	9010      	str	r0, [sp, #64]	; 0x40
  40184c:	dd51      	ble.n	4018f2 <_vfiprintf_r+0x8e6>
  40184e:	2a00      	cmp	r2, #0
  401850:	f040 819b 	bne.w	401b8a <_vfiprintf_r+0xb7e>
  401854:	9b03      	ldr	r3, [sp, #12]
  401856:	9a08      	ldr	r2, [sp, #32]
  401858:	9901      	ldr	r1, [sp, #4]
  40185a:	428a      	cmp	r2, r1
  40185c:	bfac      	ite	ge
  40185e:	189b      	addge	r3, r3, r2
  401860:	185b      	addlt	r3, r3, r1
  401862:	9303      	str	r3, [sp, #12]
  401864:	e04e      	b.n	401904 <_vfiprintf_r+0x8f8>
  401866:	aa0f      	add	r2, sp, #60	; 0x3c
  401868:	4651      	mov	r1, sl
  40186a:	4638      	mov	r0, r7
  40186c:	f7ff fb8e 	bl	400f8c <__sprint_r.part.0>
  401870:	2800      	cmp	r0, #0
  401872:	f040 813f 	bne.w	401af4 <_vfiprintf_r+0xae8>
  401876:	9910      	ldr	r1, [sp, #64]	; 0x40
  401878:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40187a:	1c48      	adds	r0, r1, #1
  40187c:	46ce      	mov	lr, r9
  40187e:	e77f      	b.n	401780 <_vfiprintf_r+0x774>
  401880:	aa0f      	add	r2, sp, #60	; 0x3c
  401882:	4659      	mov	r1, fp
  401884:	4638      	mov	r0, r7
  401886:	f7ff fb81 	bl	400f8c <__sprint_r.part.0>
  40188a:	b960      	cbnz	r0, 4018a6 <_vfiprintf_r+0x89a>
  40188c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40188e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401890:	1c48      	adds	r0, r1, #1
  401892:	46ca      	mov	sl, r9
  401894:	e7bd      	b.n	401812 <_vfiprintf_r+0x806>
  401896:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401898:	f8dd b010 	ldr.w	fp, [sp, #16]
  40189c:	2b00      	cmp	r3, #0
  40189e:	f040 81d4 	bne.w	401c4a <_vfiprintf_r+0xc3e>
  4018a2:	2300      	movs	r3, #0
  4018a4:	9310      	str	r3, [sp, #64]	; 0x40
  4018a6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4018aa:	f013 0f01 	tst.w	r3, #1
  4018ae:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4018b2:	d102      	bne.n	4018ba <_vfiprintf_r+0x8ae>
  4018b4:	059a      	lsls	r2, r3, #22
  4018b6:	f140 80de 	bpl.w	401a76 <_vfiprintf_r+0xa6a>
  4018ba:	065b      	lsls	r3, r3, #25
  4018bc:	f53f acb2 	bmi.w	401224 <_vfiprintf_r+0x218>
  4018c0:	9803      	ldr	r0, [sp, #12]
  4018c2:	b02d      	add	sp, #180	; 0xb4
  4018c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018c8:	2a00      	cmp	r2, #0
  4018ca:	f040 8106 	bne.w	401ada <_vfiprintf_r+0xace>
  4018ce:	9a05      	ldr	r2, [sp, #20]
  4018d0:	921d      	str	r2, [sp, #116]	; 0x74
  4018d2:	2301      	movs	r3, #1
  4018d4:	9211      	str	r2, [sp, #68]	; 0x44
  4018d6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  4018da:	9310      	str	r3, [sp, #64]	; 0x40
  4018dc:	46ca      	mov	sl, r9
  4018de:	f10a 0a08 	add.w	sl, sl, #8
  4018e2:	9b02      	ldr	r3, [sp, #8]
  4018e4:	0759      	lsls	r1, r3, #29
  4018e6:	d504      	bpl.n	4018f2 <_vfiprintf_r+0x8e6>
  4018e8:	9b08      	ldr	r3, [sp, #32]
  4018ea:	9901      	ldr	r1, [sp, #4]
  4018ec:	1a5c      	subs	r4, r3, r1
  4018ee:	2c00      	cmp	r4, #0
  4018f0:	dc81      	bgt.n	4017f6 <_vfiprintf_r+0x7ea>
  4018f2:	9b03      	ldr	r3, [sp, #12]
  4018f4:	9908      	ldr	r1, [sp, #32]
  4018f6:	9801      	ldr	r0, [sp, #4]
  4018f8:	4281      	cmp	r1, r0
  4018fa:	bfac      	ite	ge
  4018fc:	185b      	addge	r3, r3, r1
  4018fe:	181b      	addlt	r3, r3, r0
  401900:	9303      	str	r3, [sp, #12]
  401902:	bb72      	cbnz	r2, 401962 <_vfiprintf_r+0x956>
  401904:	2300      	movs	r3, #0
  401906:	9310      	str	r3, [sp, #64]	; 0x40
  401908:	46ca      	mov	sl, r9
  40190a:	f7ff bbbc 	b.w	401086 <_vfiprintf_r+0x7a>
  40190e:	aa0f      	add	r2, sp, #60	; 0x3c
  401910:	9904      	ldr	r1, [sp, #16]
  401912:	4620      	mov	r0, r4
  401914:	f7ff fb3a 	bl	400f8c <__sprint_r.part.0>
  401918:	bb50      	cbnz	r0, 401970 <_vfiprintf_r+0x964>
  40191a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40191c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40191e:	f101 0e01 	add.w	lr, r1, #1
  401922:	46cc      	mov	ip, r9
  401924:	e548      	b.n	4013b8 <_vfiprintf_r+0x3ac>
  401926:	2a00      	cmp	r2, #0
  401928:	f040 8140 	bne.w	401bac <_vfiprintf_r+0xba0>
  40192c:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  401930:	2900      	cmp	r1, #0
  401932:	f000 811b 	beq.w	401b6c <_vfiprintf_r+0xb60>
  401936:	2201      	movs	r2, #1
  401938:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40193c:	4610      	mov	r0, r2
  40193e:	921d      	str	r2, [sp, #116]	; 0x74
  401940:	911c      	str	r1, [sp, #112]	; 0x70
  401942:	46ca      	mov	sl, r9
  401944:	4601      	mov	r1, r0
  401946:	f10a 0a08 	add.w	sl, sl, #8
  40194a:	3001      	adds	r0, #1
  40194c:	e507      	b.n	40135e <_vfiprintf_r+0x352>
  40194e:	9b02      	ldr	r3, [sp, #8]
  401950:	2a01      	cmp	r2, #1
  401952:	f000 8098 	beq.w	401a86 <_vfiprintf_r+0xa7a>
  401956:	2a02      	cmp	r2, #2
  401958:	d10d      	bne.n	401976 <_vfiprintf_r+0x96a>
  40195a:	9302      	str	r3, [sp, #8]
  40195c:	2600      	movs	r6, #0
  40195e:	2700      	movs	r7, #0
  401960:	e5b0      	b.n	4014c4 <_vfiprintf_r+0x4b8>
  401962:	aa0f      	add	r2, sp, #60	; 0x3c
  401964:	9904      	ldr	r1, [sp, #16]
  401966:	9806      	ldr	r0, [sp, #24]
  401968:	f7ff fb10 	bl	400f8c <__sprint_r.part.0>
  40196c:	2800      	cmp	r0, #0
  40196e:	d0c9      	beq.n	401904 <_vfiprintf_r+0x8f8>
  401970:	f8dd b010 	ldr.w	fp, [sp, #16]
  401974:	e797      	b.n	4018a6 <_vfiprintf_r+0x89a>
  401976:	9302      	str	r3, [sp, #8]
  401978:	2600      	movs	r6, #0
  40197a:	2700      	movs	r7, #0
  40197c:	4649      	mov	r1, r9
  40197e:	e000      	b.n	401982 <_vfiprintf_r+0x976>
  401980:	4659      	mov	r1, fp
  401982:	08f2      	lsrs	r2, r6, #3
  401984:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  401988:	08f8      	lsrs	r0, r7, #3
  40198a:	f006 0307 	and.w	r3, r6, #7
  40198e:	4607      	mov	r7, r0
  401990:	4616      	mov	r6, r2
  401992:	3330      	adds	r3, #48	; 0x30
  401994:	ea56 0207 	orrs.w	r2, r6, r7
  401998:	f801 3c01 	strb.w	r3, [r1, #-1]
  40199c:	f101 3bff 	add.w	fp, r1, #4294967295
  4019a0:	d1ee      	bne.n	401980 <_vfiprintf_r+0x974>
  4019a2:	9a02      	ldr	r2, [sp, #8]
  4019a4:	07d6      	lsls	r6, r2, #31
  4019a6:	f57f ad9d 	bpl.w	4014e4 <_vfiprintf_r+0x4d8>
  4019aa:	2b30      	cmp	r3, #48	; 0x30
  4019ac:	f43f ad9a 	beq.w	4014e4 <_vfiprintf_r+0x4d8>
  4019b0:	3902      	subs	r1, #2
  4019b2:	2330      	movs	r3, #48	; 0x30
  4019b4:	f80b 3c01 	strb.w	r3, [fp, #-1]
  4019b8:	eba9 0301 	sub.w	r3, r9, r1
  4019bc:	9305      	str	r3, [sp, #20]
  4019be:	468b      	mov	fp, r1
  4019c0:	e476      	b.n	4012b0 <_vfiprintf_r+0x2a4>
  4019c2:	9b03      	ldr	r3, [sp, #12]
  4019c4:	9a08      	ldr	r2, [sp, #32]
  4019c6:	428a      	cmp	r2, r1
  4019c8:	bfac      	ite	ge
  4019ca:	189b      	addge	r3, r3, r2
  4019cc:	185b      	addlt	r3, r3, r1
  4019ce:	9303      	str	r3, [sp, #12]
  4019d0:	e798      	b.n	401904 <_vfiprintf_r+0x8f8>
  4019d2:	2202      	movs	r2, #2
  4019d4:	e44d      	b.n	401272 <_vfiprintf_r+0x266>
  4019d6:	2f00      	cmp	r7, #0
  4019d8:	bf08      	it	eq
  4019da:	2e0a      	cmpeq	r6, #10
  4019dc:	d352      	bcc.n	401a84 <_vfiprintf_r+0xa78>
  4019de:	46cb      	mov	fp, r9
  4019e0:	4630      	mov	r0, r6
  4019e2:	4639      	mov	r1, r7
  4019e4:	220a      	movs	r2, #10
  4019e6:	2300      	movs	r3, #0
  4019e8:	f003 faea 	bl	404fc0 <__aeabi_uldivmod>
  4019ec:	3230      	adds	r2, #48	; 0x30
  4019ee:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4019f2:	4630      	mov	r0, r6
  4019f4:	4639      	mov	r1, r7
  4019f6:	2300      	movs	r3, #0
  4019f8:	220a      	movs	r2, #10
  4019fa:	f003 fae1 	bl	404fc0 <__aeabi_uldivmod>
  4019fe:	4606      	mov	r6, r0
  401a00:	460f      	mov	r7, r1
  401a02:	ea56 0307 	orrs.w	r3, r6, r7
  401a06:	d1eb      	bne.n	4019e0 <_vfiprintf_r+0x9d4>
  401a08:	e56c      	b.n	4014e4 <_vfiprintf_r+0x4d8>
  401a0a:	9405      	str	r4, [sp, #20]
  401a0c:	46cb      	mov	fp, r9
  401a0e:	e44f      	b.n	4012b0 <_vfiprintf_r+0x2a4>
  401a10:	aa0f      	add	r2, sp, #60	; 0x3c
  401a12:	9904      	ldr	r1, [sp, #16]
  401a14:	9806      	ldr	r0, [sp, #24]
  401a16:	f7ff fab9 	bl	400f8c <__sprint_r.part.0>
  401a1a:	2800      	cmp	r0, #0
  401a1c:	d1a8      	bne.n	401970 <_vfiprintf_r+0x964>
  401a1e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401a20:	46ca      	mov	sl, r9
  401a22:	e75e      	b.n	4018e2 <_vfiprintf_r+0x8d6>
  401a24:	aa0f      	add	r2, sp, #60	; 0x3c
  401a26:	9904      	ldr	r1, [sp, #16]
  401a28:	9806      	ldr	r0, [sp, #24]
  401a2a:	f7ff faaf 	bl	400f8c <__sprint_r.part.0>
  401a2e:	2800      	cmp	r0, #0
  401a30:	d19e      	bne.n	401970 <_vfiprintf_r+0x964>
  401a32:	46ca      	mov	sl, r9
  401a34:	f7ff bbc0 	b.w	4011b8 <_vfiprintf_r+0x1ac>
  401a38:	0040534c 	.word	0x0040534c
  401a3c:	0040533c 	.word	0x0040533c
  401a40:	3104      	adds	r1, #4
  401a42:	6816      	ldr	r6, [r2, #0]
  401a44:	9107      	str	r1, [sp, #28]
  401a46:	2201      	movs	r2, #1
  401a48:	2700      	movs	r7, #0
  401a4a:	e412      	b.n	401272 <_vfiprintf_r+0x266>
  401a4c:	9807      	ldr	r0, [sp, #28]
  401a4e:	4601      	mov	r1, r0
  401a50:	3104      	adds	r1, #4
  401a52:	6806      	ldr	r6, [r0, #0]
  401a54:	9107      	str	r1, [sp, #28]
  401a56:	2700      	movs	r7, #0
  401a58:	e40b      	b.n	401272 <_vfiprintf_r+0x266>
  401a5a:	680e      	ldr	r6, [r1, #0]
  401a5c:	3104      	adds	r1, #4
  401a5e:	9107      	str	r1, [sp, #28]
  401a60:	2700      	movs	r7, #0
  401a62:	e591      	b.n	401588 <_vfiprintf_r+0x57c>
  401a64:	9907      	ldr	r1, [sp, #28]
  401a66:	680e      	ldr	r6, [r1, #0]
  401a68:	460a      	mov	r2, r1
  401a6a:	17f7      	asrs	r7, r6, #31
  401a6c:	3204      	adds	r2, #4
  401a6e:	9207      	str	r2, [sp, #28]
  401a70:	4630      	mov	r0, r6
  401a72:	4639      	mov	r1, r7
  401a74:	e50f      	b.n	401496 <_vfiprintf_r+0x48a>
  401a76:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401a7a:	f001 fcc3 	bl	403404 <__retarget_lock_release_recursive>
  401a7e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401a82:	e71a      	b.n	4018ba <_vfiprintf_r+0x8ae>
  401a84:	9b02      	ldr	r3, [sp, #8]
  401a86:	9302      	str	r3, [sp, #8]
  401a88:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  401a8c:	3630      	adds	r6, #48	; 0x30
  401a8e:	2301      	movs	r3, #1
  401a90:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  401a94:	9305      	str	r3, [sp, #20]
  401a96:	e40b      	b.n	4012b0 <_vfiprintf_r+0x2a4>
  401a98:	aa0f      	add	r2, sp, #60	; 0x3c
  401a9a:	9904      	ldr	r1, [sp, #16]
  401a9c:	9806      	ldr	r0, [sp, #24]
  401a9e:	f7ff fa75 	bl	400f8c <__sprint_r.part.0>
  401aa2:	2800      	cmp	r0, #0
  401aa4:	f47f af64 	bne.w	401970 <_vfiprintf_r+0x964>
  401aa8:	9910      	ldr	r1, [sp, #64]	; 0x40
  401aaa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401aac:	1c48      	adds	r0, r1, #1
  401aae:	46ca      	mov	sl, r9
  401ab0:	e651      	b.n	401756 <_vfiprintf_r+0x74a>
  401ab2:	aa0f      	add	r2, sp, #60	; 0x3c
  401ab4:	9904      	ldr	r1, [sp, #16]
  401ab6:	9806      	ldr	r0, [sp, #24]
  401ab8:	f7ff fa68 	bl	400f8c <__sprint_r.part.0>
  401abc:	2800      	cmp	r0, #0
  401abe:	f47f af57 	bne.w	401970 <_vfiprintf_r+0x964>
  401ac2:	9910      	ldr	r1, [sp, #64]	; 0x40
  401ac4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ac6:	1c48      	adds	r0, r1, #1
  401ac8:	46ca      	mov	sl, r9
  401aca:	e448      	b.n	40135e <_vfiprintf_r+0x352>
  401acc:	2a00      	cmp	r2, #0
  401ace:	f040 8091 	bne.w	401bf4 <_vfiprintf_r+0xbe8>
  401ad2:	2001      	movs	r0, #1
  401ad4:	4611      	mov	r1, r2
  401ad6:	46ca      	mov	sl, r9
  401ad8:	e641      	b.n	40175e <_vfiprintf_r+0x752>
  401ada:	aa0f      	add	r2, sp, #60	; 0x3c
  401adc:	9904      	ldr	r1, [sp, #16]
  401ade:	9806      	ldr	r0, [sp, #24]
  401ae0:	f7ff fa54 	bl	400f8c <__sprint_r.part.0>
  401ae4:	2800      	cmp	r0, #0
  401ae6:	f47f af43 	bne.w	401970 <_vfiprintf_r+0x964>
  401aea:	9810      	ldr	r0, [sp, #64]	; 0x40
  401aec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401aee:	3001      	adds	r0, #1
  401af0:	46ca      	mov	sl, r9
  401af2:	e667      	b.n	4017c4 <_vfiprintf_r+0x7b8>
  401af4:	46d3      	mov	fp, sl
  401af6:	e6d6      	b.n	4018a6 <_vfiprintf_r+0x89a>
  401af8:	9e07      	ldr	r6, [sp, #28]
  401afa:	3607      	adds	r6, #7
  401afc:	f026 0207 	bic.w	r2, r6, #7
  401b00:	f102 0108 	add.w	r1, r2, #8
  401b04:	e9d2 6700 	ldrd	r6, r7, [r2]
  401b08:	9107      	str	r1, [sp, #28]
  401b0a:	2201      	movs	r2, #1
  401b0c:	f7ff bbb1 	b.w	401272 <_vfiprintf_r+0x266>
  401b10:	9e07      	ldr	r6, [sp, #28]
  401b12:	3607      	adds	r6, #7
  401b14:	f026 0607 	bic.w	r6, r6, #7
  401b18:	e9d6 0100 	ldrd	r0, r1, [r6]
  401b1c:	f106 0208 	add.w	r2, r6, #8
  401b20:	9207      	str	r2, [sp, #28]
  401b22:	4606      	mov	r6, r0
  401b24:	460f      	mov	r7, r1
  401b26:	e4b6      	b.n	401496 <_vfiprintf_r+0x48a>
  401b28:	9e07      	ldr	r6, [sp, #28]
  401b2a:	3607      	adds	r6, #7
  401b2c:	f026 0207 	bic.w	r2, r6, #7
  401b30:	f102 0108 	add.w	r1, r2, #8
  401b34:	e9d2 6700 	ldrd	r6, r7, [r2]
  401b38:	9107      	str	r1, [sp, #28]
  401b3a:	2200      	movs	r2, #0
  401b3c:	f7ff bb99 	b.w	401272 <_vfiprintf_r+0x266>
  401b40:	9e07      	ldr	r6, [sp, #28]
  401b42:	3607      	adds	r6, #7
  401b44:	f026 0107 	bic.w	r1, r6, #7
  401b48:	f101 0008 	add.w	r0, r1, #8
  401b4c:	9007      	str	r0, [sp, #28]
  401b4e:	e9d1 6700 	ldrd	r6, r7, [r1]
  401b52:	e519      	b.n	401588 <_vfiprintf_r+0x57c>
  401b54:	46cb      	mov	fp, r9
  401b56:	f7ff bbab 	b.w	4012b0 <_vfiprintf_r+0x2a4>
  401b5a:	252d      	movs	r5, #45	; 0x2d
  401b5c:	4276      	negs	r6, r6
  401b5e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  401b62:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401b66:	2201      	movs	r2, #1
  401b68:	f7ff bb88 	b.w	40127c <_vfiprintf_r+0x270>
  401b6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401b6e:	b9b3      	cbnz	r3, 401b9e <_vfiprintf_r+0xb92>
  401b70:	4611      	mov	r1, r2
  401b72:	2001      	movs	r0, #1
  401b74:	46ca      	mov	sl, r9
  401b76:	e5f2      	b.n	40175e <_vfiprintf_r+0x752>
  401b78:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401b7c:	f001 fc42 	bl	403404 <__retarget_lock_release_recursive>
  401b80:	f04f 33ff 	mov.w	r3, #4294967295
  401b84:	9303      	str	r3, [sp, #12]
  401b86:	f7ff bb50 	b.w	40122a <_vfiprintf_r+0x21e>
  401b8a:	aa0f      	add	r2, sp, #60	; 0x3c
  401b8c:	9904      	ldr	r1, [sp, #16]
  401b8e:	9806      	ldr	r0, [sp, #24]
  401b90:	f7ff f9fc 	bl	400f8c <__sprint_r.part.0>
  401b94:	2800      	cmp	r0, #0
  401b96:	f47f aeeb 	bne.w	401970 <_vfiprintf_r+0x964>
  401b9a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401b9c:	e6a9      	b.n	4018f2 <_vfiprintf_r+0x8e6>
  401b9e:	ab0e      	add	r3, sp, #56	; 0x38
  401ba0:	2202      	movs	r2, #2
  401ba2:	931c      	str	r3, [sp, #112]	; 0x70
  401ba4:	921d      	str	r2, [sp, #116]	; 0x74
  401ba6:	2001      	movs	r0, #1
  401ba8:	46ca      	mov	sl, r9
  401baa:	e5d0      	b.n	40174e <_vfiprintf_r+0x742>
  401bac:	aa0f      	add	r2, sp, #60	; 0x3c
  401bae:	9904      	ldr	r1, [sp, #16]
  401bb0:	9806      	ldr	r0, [sp, #24]
  401bb2:	f7ff f9eb 	bl	400f8c <__sprint_r.part.0>
  401bb6:	2800      	cmp	r0, #0
  401bb8:	f47f aeda 	bne.w	401970 <_vfiprintf_r+0x964>
  401bbc:	9910      	ldr	r1, [sp, #64]	; 0x40
  401bbe:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401bc0:	1c48      	adds	r0, r1, #1
  401bc2:	46ca      	mov	sl, r9
  401bc4:	e5a4      	b.n	401710 <_vfiprintf_r+0x704>
  401bc6:	9a07      	ldr	r2, [sp, #28]
  401bc8:	9903      	ldr	r1, [sp, #12]
  401bca:	6813      	ldr	r3, [r2, #0]
  401bcc:	17cd      	asrs	r5, r1, #31
  401bce:	4608      	mov	r0, r1
  401bd0:	3204      	adds	r2, #4
  401bd2:	4629      	mov	r1, r5
  401bd4:	9207      	str	r2, [sp, #28]
  401bd6:	e9c3 0100 	strd	r0, r1, [r3]
  401bda:	f7ff ba54 	b.w	401086 <_vfiprintf_r+0x7a>
  401bde:	4658      	mov	r0, fp
  401be0:	9607      	str	r6, [sp, #28]
  401be2:	9302      	str	r3, [sp, #8]
  401be4:	f002 fbac 	bl	404340 <strlen>
  401be8:	2400      	movs	r4, #0
  401bea:	9005      	str	r0, [sp, #20]
  401bec:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401bf0:	f7ff bb5e 	b.w	4012b0 <_vfiprintf_r+0x2a4>
  401bf4:	aa0f      	add	r2, sp, #60	; 0x3c
  401bf6:	9904      	ldr	r1, [sp, #16]
  401bf8:	9806      	ldr	r0, [sp, #24]
  401bfa:	f7ff f9c7 	bl	400f8c <__sprint_r.part.0>
  401bfe:	2800      	cmp	r0, #0
  401c00:	f47f aeb6 	bne.w	401970 <_vfiprintf_r+0x964>
  401c04:	9910      	ldr	r1, [sp, #64]	; 0x40
  401c06:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c08:	1c48      	adds	r0, r1, #1
  401c0a:	46ca      	mov	sl, r9
  401c0c:	e5a7      	b.n	40175e <_vfiprintf_r+0x752>
  401c0e:	9910      	ldr	r1, [sp, #64]	; 0x40
  401c10:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401c12:	4e20      	ldr	r6, [pc, #128]	; (401c94 <_vfiprintf_r+0xc88>)
  401c14:	3101      	adds	r1, #1
  401c16:	f7ff bb90 	b.w	40133a <_vfiprintf_r+0x32e>
  401c1a:	2c06      	cmp	r4, #6
  401c1c:	bf28      	it	cs
  401c1e:	2406      	movcs	r4, #6
  401c20:	9405      	str	r4, [sp, #20]
  401c22:	9607      	str	r6, [sp, #28]
  401c24:	9401      	str	r4, [sp, #4]
  401c26:	f8df b070 	ldr.w	fp, [pc, #112]	; 401c98 <_vfiprintf_r+0xc8c>
  401c2a:	e4d5      	b.n	4015d8 <_vfiprintf_r+0x5cc>
  401c2c:	9810      	ldr	r0, [sp, #64]	; 0x40
  401c2e:	4e19      	ldr	r6, [pc, #100]	; (401c94 <_vfiprintf_r+0xc88>)
  401c30:	3001      	adds	r0, #1
  401c32:	e603      	b.n	40183c <_vfiprintf_r+0x830>
  401c34:	9405      	str	r4, [sp, #20]
  401c36:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401c3a:	9607      	str	r6, [sp, #28]
  401c3c:	9302      	str	r3, [sp, #8]
  401c3e:	4604      	mov	r4, r0
  401c40:	f7ff bb36 	b.w	4012b0 <_vfiprintf_r+0x2a4>
  401c44:	4686      	mov	lr, r0
  401c46:	f7ff bbce 	b.w	4013e6 <_vfiprintf_r+0x3da>
  401c4a:	9806      	ldr	r0, [sp, #24]
  401c4c:	aa0f      	add	r2, sp, #60	; 0x3c
  401c4e:	4659      	mov	r1, fp
  401c50:	f7ff f99c 	bl	400f8c <__sprint_r.part.0>
  401c54:	2800      	cmp	r0, #0
  401c56:	f43f ae24 	beq.w	4018a2 <_vfiprintf_r+0x896>
  401c5a:	e624      	b.n	4018a6 <_vfiprintf_r+0x89a>
  401c5c:	9907      	ldr	r1, [sp, #28]
  401c5e:	f898 2001 	ldrb.w	r2, [r8, #1]
  401c62:	680c      	ldr	r4, [r1, #0]
  401c64:	3104      	adds	r1, #4
  401c66:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  401c6a:	46b8      	mov	r8, r7
  401c6c:	9107      	str	r1, [sp, #28]
  401c6e:	f7ff ba3f 	b.w	4010f0 <_vfiprintf_r+0xe4>
  401c72:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401c76:	e43c      	b.n	4014f2 <_vfiprintf_r+0x4e6>
  401c78:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401c7c:	e521      	b.n	4016c2 <_vfiprintf_r+0x6b6>
  401c7e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401c82:	f7ff bbf4 	b.w	40146e <_vfiprintf_r+0x462>
  401c86:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401c8a:	e491      	b.n	4015b0 <_vfiprintf_r+0x5a4>
  401c8c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  401c90:	e469      	b.n	401566 <_vfiprintf_r+0x55a>
  401c92:	bf00      	nop
  401c94:	0040533c 	.word	0x0040533c
  401c98:	00405334 	.word	0x00405334

00401c9c <__sbprintf>:
  401c9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401ca0:	460c      	mov	r4, r1
  401ca2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  401ca6:	8989      	ldrh	r1, [r1, #12]
  401ca8:	6e66      	ldr	r6, [r4, #100]	; 0x64
  401caa:	89e5      	ldrh	r5, [r4, #14]
  401cac:	9619      	str	r6, [sp, #100]	; 0x64
  401cae:	f021 0102 	bic.w	r1, r1, #2
  401cb2:	4606      	mov	r6, r0
  401cb4:	69e0      	ldr	r0, [r4, #28]
  401cb6:	f8ad 100c 	strh.w	r1, [sp, #12]
  401cba:	4617      	mov	r7, r2
  401cbc:	f44f 6180 	mov.w	r1, #1024	; 0x400
  401cc0:	6a62      	ldr	r2, [r4, #36]	; 0x24
  401cc2:	f8ad 500e 	strh.w	r5, [sp, #14]
  401cc6:	4698      	mov	r8, r3
  401cc8:	ad1a      	add	r5, sp, #104	; 0x68
  401cca:	2300      	movs	r3, #0
  401ccc:	9007      	str	r0, [sp, #28]
  401cce:	a816      	add	r0, sp, #88	; 0x58
  401cd0:	9209      	str	r2, [sp, #36]	; 0x24
  401cd2:	9306      	str	r3, [sp, #24]
  401cd4:	9500      	str	r5, [sp, #0]
  401cd6:	9504      	str	r5, [sp, #16]
  401cd8:	9102      	str	r1, [sp, #8]
  401cda:	9105      	str	r1, [sp, #20]
  401cdc:	f001 fb8c 	bl	4033f8 <__retarget_lock_init_recursive>
  401ce0:	4643      	mov	r3, r8
  401ce2:	463a      	mov	r2, r7
  401ce4:	4669      	mov	r1, sp
  401ce6:	4630      	mov	r0, r6
  401ce8:	f7ff f990 	bl	40100c <_vfiprintf_r>
  401cec:	1e05      	subs	r5, r0, #0
  401cee:	db07      	blt.n	401d00 <__sbprintf+0x64>
  401cf0:	4630      	mov	r0, r6
  401cf2:	4669      	mov	r1, sp
  401cf4:	f000 fe32 	bl	40295c <_fflush_r>
  401cf8:	2800      	cmp	r0, #0
  401cfa:	bf18      	it	ne
  401cfc:	f04f 35ff 	movne.w	r5, #4294967295
  401d00:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  401d04:	065b      	lsls	r3, r3, #25
  401d06:	d503      	bpl.n	401d10 <__sbprintf+0x74>
  401d08:	89a3      	ldrh	r3, [r4, #12]
  401d0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401d0e:	81a3      	strh	r3, [r4, #12]
  401d10:	9816      	ldr	r0, [sp, #88]	; 0x58
  401d12:	f001 fb73 	bl	4033fc <__retarget_lock_close_recursive>
  401d16:	4628      	mov	r0, r5
  401d18:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  401d1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00401d20 <__svfiscanf_r>:
  401d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401d24:	468b      	mov	fp, r1
  401d26:	b0d9      	sub	sp, #356	; 0x164
  401d28:	6e49      	ldr	r1, [r1, #100]	; 0x64
  401d2a:	9306      	str	r3, [sp, #24]
  401d2c:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
  401d30:	f011 0f01 	tst.w	r1, #1
  401d34:	4607      	mov	r7, r0
  401d36:	b299      	uxth	r1, r3
  401d38:	d102      	bne.n	401d40 <__svfiscanf_r+0x20>
  401d3a:	058c      	lsls	r4, r1, #22
  401d3c:	f140 83e5 	bpl.w	40250a <__svfiscanf_r+0x7ea>
  401d40:	0488      	lsls	r0, r1, #18
  401d42:	d409      	bmi.n	401d58 <__svfiscanf_r+0x38>
  401d44:	f8db 1064 	ldr.w	r1, [fp, #100]	; 0x64
  401d48:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401d4c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  401d50:	f8ab 300c 	strh.w	r3, [fp, #12]
  401d54:	f8cb 1064 	str.w	r1, [fp, #100]	; 0x64
  401d58:	4614      	mov	r4, r2
  401d5a:	4626      	mov	r6, r4
  401d5c:	2300      	movs	r3, #0
  401d5e:	9307      	str	r3, [sp, #28]
  401d60:	9304      	str	r3, [sp, #16]
  401d62:	469a      	mov	sl, r3
  401d64:	9305      	str	r3, [sp, #20]
  401d66:	f816 3b01 	ldrb.w	r3, [r6], #1
  401d6a:	930b      	str	r3, [sp, #44]	; 0x2c
  401d6c:	b363      	cbz	r3, 401dc8 <__svfiscanf_r+0xa8>
  401d6e:	f001 fb35 	bl	4033dc <__locale_ctype_ptr>
  401d72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401d74:	4418      	add	r0, r3
  401d76:	7845      	ldrb	r5, [r0, #1]
  401d78:	f015 0508 	ands.w	r5, r5, #8
  401d7c:	d033      	beq.n	401de6 <__svfiscanf_r+0xc6>
  401d7e:	f8db 2004 	ldr.w	r2, [fp, #4]
  401d82:	e012      	b.n	401daa <__svfiscanf_r+0x8a>
  401d84:	f001 fb2a 	bl	4033dc <__locale_ctype_ptr>
  401d88:	f8db 3000 	ldr.w	r3, [fp]
  401d8c:	781a      	ldrb	r2, [r3, #0]
  401d8e:	4410      	add	r0, r2
  401d90:	3301      	adds	r3, #1
  401d92:	7842      	ldrb	r2, [r0, #1]
  401d94:	0711      	lsls	r1, r2, #28
  401d96:	d510      	bpl.n	401dba <__svfiscanf_r+0x9a>
  401d98:	f8db 2004 	ldr.w	r2, [fp, #4]
  401d9c:	f8cb 3000 	str.w	r3, [fp]
  401da0:	3a01      	subs	r2, #1
  401da2:	f10a 0a01 	add.w	sl, sl, #1
  401da6:	f8cb 2004 	str.w	r2, [fp, #4]
  401daa:	2a00      	cmp	r2, #0
  401dac:	dcea      	bgt.n	401d84 <__svfiscanf_r+0x64>
  401dae:	4659      	mov	r1, fp
  401db0:	4638      	mov	r0, r7
  401db2:	f002 f9a7 	bl	404104 <__srefill_r>
  401db6:	2800      	cmp	r0, #0
  401db8:	d0e4      	beq.n	401d84 <__svfiscanf_r+0x64>
  401dba:	4634      	mov	r4, r6
  401dbc:	4626      	mov	r6, r4
  401dbe:	f816 3b01 	ldrb.w	r3, [r6], #1
  401dc2:	930b      	str	r3, [sp, #44]	; 0x2c
  401dc4:	2b00      	cmp	r3, #0
  401dc6:	d1d2      	bne.n	401d6e <__svfiscanf_r+0x4e>
  401dc8:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401dcc:	07da      	lsls	r2, r3, #31
  401dce:	f100 81a7 	bmi.w	402120 <__svfiscanf_r+0x400>
  401dd2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401dd6:	059b      	lsls	r3, r3, #22
  401dd8:	f100 81a2 	bmi.w	402120 <__svfiscanf_r+0x400>
  401ddc:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  401de0:	f001 fb10 	bl	403404 <__retarget_lock_release_recursive>
  401de4:	e19c      	b.n	402120 <__svfiscanf_r+0x400>
  401de6:	2b25      	cmp	r3, #37	; 0x25
  401de8:	f040 8084 	bne.w	401ef4 <__svfiscanf_r+0x1d4>
  401dec:	f894 8001 	ldrb.w	r8, [r4, #1]
  401df0:	462c      	mov	r4, r5
  401df2:	1c73      	adds	r3, r6, #1
  401df4:	f1b8 0f78 	cmp.w	r8, #120	; 0x78
  401df8:	f200 8196 	bhi.w	402128 <__svfiscanf_r+0x408>
  401dfc:	e8df f018 	tbh	[pc, r8, lsl #1]
  401e00:	01940184 	.word	0x01940184
  401e04:	01940194 	.word	0x01940194
  401e08:	01940194 	.word	0x01940194
  401e0c:	01940194 	.word	0x01940194
  401e10:	01940194 	.word	0x01940194
  401e14:	01940194 	.word	0x01940194
  401e18:	01940194 	.word	0x01940194
  401e1c:	01940194 	.word	0x01940194
  401e20:	01940194 	.word	0x01940194
  401e24:	01940194 	.word	0x01940194
  401e28:	01940194 	.word	0x01940194
  401e2c:	01940194 	.word	0x01940194
  401e30:	01940194 	.word	0x01940194
  401e34:	01940194 	.word	0x01940194
  401e38:	01940194 	.word	0x01940194
  401e3c:	01940194 	.word	0x01940194
  401e40:	01940194 	.word	0x01940194
  401e44:	01940194 	.word	0x01940194
  401e48:	00790194 	.word	0x00790194
  401e4c:	01940194 	.word	0x01940194
  401e50:	01940194 	.word	0x01940194
  401e54:	0194017e 	.word	0x0194017e
  401e58:	01940194 	.word	0x01940194
  401e5c:	01940194 	.word	0x01940194
  401e60:	01750175 	.word	0x01750175
  401e64:	01750175 	.word	0x01750175
  401e68:	01750175 	.word	0x01750175
  401e6c:	01750175 	.word	0x01750175
  401e70:	01750175 	.word	0x01750175
  401e74:	01940194 	.word	0x01940194
  401e78:	01940194 	.word	0x01940194
  401e7c:	01940194 	.word	0x01940194
  401e80:	01940194 	.word	0x01940194
  401e84:	01940194 	.word	0x01940194
  401e88:	01940171 	.word	0x01940171
  401e8c:	01940194 	.word	0x01940194
  401e90:	01940194 	.word	0x01940194
  401e94:	01940194 	.word	0x01940194
  401e98:	0194016b 	.word	0x0194016b
  401e9c:	01310194 	.word	0x01310194
  401ea0:	01940194 	.word	0x01940194
  401ea4:	01940194 	.word	0x01940194
  401ea8:	01940194 	.word	0x01940194
  401eac:	01940194 	.word	0x01940194
  401eb0:	01940128 	.word	0x01940128
  401eb4:	011f0194 	.word	0x011f0194
  401eb8:	01940194 	.word	0x01940194
  401ebc:	01940194 	.word	0x01940194
  401ec0:	01940194 	.word	0x01940194
  401ec4:	011a0194 	.word	0x011a0194
  401ec8:	01940108 	.word	0x01940108
  401ecc:	01940194 	.word	0x01940194
  401ed0:	00930102 	.word	0x00930102
  401ed4:	01940194 	.word	0x01940194
  401ed8:	01940161 	.word	0x01940161
  401edc:	0148014a 	.word	0x0148014a
  401ee0:	01940144 	.word	0x01940144
  401ee4:	01410194 	.word	0x01410194
  401ee8:	013a0194 	.word	0x013a0194
  401eec:	01940194 	.word	0x01940194
  401ef0:	0128      	.short	0x0128
  401ef2:	461e      	mov	r6, r3
  401ef4:	f8db 3004 	ldr.w	r3, [fp, #4]
  401ef8:	2b00      	cmp	r3, #0
  401efa:	f340 8392 	ble.w	402622 <__svfiscanf_r+0x902>
  401efe:	f8db 3000 	ldr.w	r3, [fp]
  401f02:	f816 2c01 	ldrb.w	r2, [r6, #-1]
  401f06:	7819      	ldrb	r1, [r3, #0]
  401f08:	4291      	cmp	r1, r2
  401f0a:	f47f af5d 	bne.w	401dc8 <__svfiscanf_r+0xa8>
  401f0e:	f8db 2004 	ldr.w	r2, [fp, #4]
  401f12:	3301      	adds	r3, #1
  401f14:	3a01      	subs	r2, #1
  401f16:	f8cb 3000 	str.w	r3, [fp]
  401f1a:	f10a 0a01 	add.w	sl, sl, #1
  401f1e:	f8cb 2004 	str.w	r2, [fp, #4]
  401f22:	4634      	mov	r4, r6
  401f24:	e74a      	b.n	401dbc <__svfiscanf_r+0x9c>
  401f26:	9303      	str	r3, [sp, #12]
  401f28:	4bb2      	ldr	r3, [pc, #712]	; (4021f4 <__svfiscanf_r+0x4d4>)
  401f2a:	9307      	str	r3, [sp, #28]
  401f2c:	2300      	movs	r3, #0
  401f2e:	9304      	str	r3, [sp, #16]
  401f30:	2603      	movs	r6, #3
  401f32:	f8db 3004 	ldr.w	r3, [fp, #4]
  401f36:	2b00      	cmp	r3, #0
  401f38:	dd75      	ble.n	402026 <__svfiscanf_r+0x306>
  401f3a:	0669      	lsls	r1, r5, #25
  401f3c:	d533      	bpl.n	401fa6 <__svfiscanf_r+0x286>
  401f3e:	2e02      	cmp	r6, #2
  401f40:	f000 820d 	beq.w	40235e <__svfiscanf_r+0x63e>
  401f44:	2e03      	cmp	r6, #3
  401f46:	f000 8159 	beq.w	4021fc <__svfiscanf_r+0x4dc>
  401f4a:	2e01      	cmp	r6, #1
  401f4c:	f000 8120 	beq.w	402190 <__svfiscanf_r+0x470>
  401f50:	2c00      	cmp	r4, #0
  401f52:	bf08      	it	eq
  401f54:	2401      	moveq	r4, #1
  401f56:	f015 0301 	ands.w	r3, r5, #1
  401f5a:	f040 825d 	bne.w	402418 <__svfiscanf_r+0x6f8>
  401f5e:	06ed      	lsls	r5, r5, #27
  401f60:	f140 830b 	bpl.w	40257a <__svfiscanf_r+0x85a>
  401f64:	461d      	mov	r5, r3
  401f66:	e009      	b.n	401f7c <__svfiscanf_r+0x25c>
  401f68:	4413      	add	r3, r2
  401f6a:	f8cb 3000 	str.w	r3, [fp]
  401f6e:	4415      	add	r5, r2
  401f70:	1aa4      	subs	r4, r4, r2
  401f72:	f002 f8c7 	bl	404104 <__srefill_r>
  401f76:	2800      	cmp	r0, #0
  401f78:	f040 82fb 	bne.w	402572 <__svfiscanf_r+0x852>
  401f7c:	f8db 2004 	ldr.w	r2, [fp, #4]
  401f80:	f8db 3000 	ldr.w	r3, [fp]
  401f84:	42a2      	cmp	r2, r4
  401f86:	4659      	mov	r1, fp
  401f88:	4638      	mov	r0, r7
  401f8a:	dbed      	blt.n	401f68 <__svfiscanf_r+0x248>
  401f8c:	1b12      	subs	r2, r2, r4
  401f8e:	4423      	add	r3, r4
  401f90:	f8cb 2004 	str.w	r2, [fp, #4]
  401f94:	4425      	add	r5, r4
  401f96:	f8cb 3000 	str.w	r3, [fp]
  401f9a:	9e03      	ldr	r6, [sp, #12]
  401f9c:	44aa      	add	sl, r5
  401f9e:	4634      	mov	r4, r6
  401fa0:	e70c      	b.n	401dbc <__svfiscanf_r+0x9c>
  401fa2:	f8cb 3000 	str.w	r3, [fp]
  401fa6:	f001 fa19 	bl	4033dc <__locale_ctype_ptr>
  401faa:	f8db 3000 	ldr.w	r3, [fp]
  401fae:	781a      	ldrb	r2, [r3, #0]
  401fb0:	4410      	add	r0, r2
  401fb2:	3301      	adds	r3, #1
  401fb4:	7842      	ldrb	r2, [r0, #1]
  401fb6:	0712      	lsls	r2, r2, #28
  401fb8:	d5c1      	bpl.n	401f3e <__svfiscanf_r+0x21e>
  401fba:	f8db 2004 	ldr.w	r2, [fp, #4]
  401fbe:	3a01      	subs	r2, #1
  401fc0:	2a00      	cmp	r2, #0
  401fc2:	f10a 0a01 	add.w	sl, sl, #1
  401fc6:	f8cb 2004 	str.w	r2, [fp, #4]
  401fca:	dcea      	bgt.n	401fa2 <__svfiscanf_r+0x282>
  401fcc:	4659      	mov	r1, fp
  401fce:	4638      	mov	r0, r7
  401fd0:	f002 f898 	bl	404104 <__srefill_r>
  401fd4:	2800      	cmp	r0, #0
  401fd6:	d0e6      	beq.n	401fa6 <__svfiscanf_r+0x286>
  401fd8:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  401fdc:	07dc      	lsls	r4, r3, #31
  401fde:	d404      	bmi.n	401fea <__svfiscanf_r+0x2ca>
  401fe0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401fe4:	0598      	lsls	r0, r3, #22
  401fe6:	f140 82b0 	bpl.w	40254a <__svfiscanf_r+0x82a>
  401fea:	9b05      	ldr	r3, [sp, #20]
  401fec:	2b00      	cmp	r3, #0
  401fee:	f000 8094 	beq.w	40211a <__svfiscanf_r+0x3fa>
  401ff2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  401ff6:	0659      	lsls	r1, r3, #25
  401ff8:	f100 808f 	bmi.w	40211a <__svfiscanf_r+0x3fa>
  401ffc:	9805      	ldr	r0, [sp, #20]
  401ffe:	b059      	add	sp, #356	; 0x164
  402000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402004:	f896 8001 	ldrb.w	r8, [r6, #1]
  402008:	f045 0504 	orr.w	r5, r5, #4
  40200c:	461e      	mov	r6, r3
  40200e:	e6f0      	b.n	401df2 <__svfiscanf_r+0xd2>
  402010:	9303      	str	r3, [sp, #12]
  402012:	4b78      	ldr	r3, [pc, #480]	; (4021f4 <__svfiscanf_r+0x4d4>)
  402014:	9307      	str	r3, [sp, #28]
  402016:	230a      	movs	r3, #10
  402018:	9304      	str	r3, [sp, #16]
  40201a:	f8db 3004 	ldr.w	r3, [fp, #4]
  40201e:	2b00      	cmp	r3, #0
  402020:	f04f 0603 	mov.w	r6, #3
  402024:	dc89      	bgt.n	401f3a <__svfiscanf_r+0x21a>
  402026:	4659      	mov	r1, fp
  402028:	4638      	mov	r0, r7
  40202a:	f002 f86b 	bl	404104 <__srefill_r>
  40202e:	2800      	cmp	r0, #0
  402030:	d083      	beq.n	401f3a <__svfiscanf_r+0x21a>
  402032:	e7d1      	b.n	401fd8 <__svfiscanf_r+0x2b8>
  402034:	9303      	str	r3, [sp, #12]
  402036:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  40203a:	2600      	movs	r6, #0
  40203c:	e779      	b.n	401f32 <__svfiscanf_r+0x212>
  40203e:	4619      	mov	r1, r3
  402040:	a818      	add	r0, sp, #96	; 0x60
  402042:	f002 f8fb 	bl	40423c <__sccl>
  402046:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  40204a:	9003      	str	r0, [sp, #12]
  40204c:	2601      	movs	r6, #1
  40204e:	e770      	b.n	401f32 <__svfiscanf_r+0x212>
  402050:	9303      	str	r3, [sp, #12]
  402052:	f445 7500 	orr.w	r5, r5, #512	; 0x200
  402056:	4b68      	ldr	r3, [pc, #416]	; (4021f8 <__svfiscanf_r+0x4d8>)
  402058:	9307      	str	r3, [sp, #28]
  40205a:	2310      	movs	r3, #16
  40205c:	9304      	str	r3, [sp, #16]
  40205e:	2603      	movs	r6, #3
  402060:	e767      	b.n	401f32 <__svfiscanf_r+0x212>
  402062:	9303      	str	r3, [sp, #12]
  402064:	f045 0501 	orr.w	r5, r5, #1
  402068:	4b63      	ldr	r3, [pc, #396]	; (4021f8 <__svfiscanf_r+0x4d8>)
  40206a:	9307      	str	r3, [sp, #28]
  40206c:	2308      	movs	r3, #8
  40206e:	9304      	str	r3, [sp, #16]
  402070:	2603      	movs	r6, #3
  402072:	e75e      	b.n	401f32 <__svfiscanf_r+0x212>
  402074:	9303      	str	r3, [sp, #12]
  402076:	4b60      	ldr	r3, [pc, #384]	; (4021f8 <__svfiscanf_r+0x4d8>)
  402078:	9307      	str	r3, [sp, #28]
  40207a:	230a      	movs	r3, #10
  40207c:	9304      	str	r3, [sp, #16]
  40207e:	2603      	movs	r6, #3
  402080:	e757      	b.n	401f32 <__svfiscanf_r+0x212>
  402082:	9303      	str	r3, [sp, #12]
  402084:	2602      	movs	r6, #2
  402086:	e754      	b.n	401f32 <__svfiscanf_r+0x212>
  402088:	9303      	str	r3, [sp, #12]
  40208a:	f445 7508 	orr.w	r5, r5, #544	; 0x220
  40208e:	e7e2      	b.n	402056 <__svfiscanf_r+0x336>
  402090:	9303      	str	r3, [sp, #12]
  402092:	e7e9      	b.n	402068 <__svfiscanf_r+0x348>
  402094:	06ea      	lsls	r2, r5, #27
  402096:	9303      	str	r3, [sp, #12]
  402098:	d477      	bmi.n	40218a <__svfiscanf_r+0x46a>
  40209a:	076b      	lsls	r3, r5, #29
  40209c:	f100 82ec 	bmi.w	402678 <__svfiscanf_r+0x958>
  4020a0:	07ee      	lsls	r6, r5, #31
  4020a2:	f100 82d8 	bmi.w	402656 <__svfiscanf_r+0x936>
  4020a6:	07ad      	lsls	r5, r5, #30
  4020a8:	f140 82d5 	bpl.w	402656 <__svfiscanf_r+0x936>
  4020ac:	9a06      	ldr	r2, [sp, #24]
  4020ae:	9e03      	ldr	r6, [sp, #12]
  4020b0:	6813      	ldr	r3, [r2, #0]
  4020b2:	4650      	mov	r0, sl
  4020b4:	17c1      	asrs	r1, r0, #31
  4020b6:	3204      	adds	r2, #4
  4020b8:	9206      	str	r2, [sp, #24]
  4020ba:	e9c3 0100 	strd	r0, r1, [r3]
  4020be:	4634      	mov	r4, r6
  4020c0:	e67c      	b.n	401dbc <__svfiscanf_r+0x9c>
  4020c2:	f896 8001 	ldrb.w	r8, [r6, #1]
  4020c6:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  4020ca:	f000 82b2 	beq.w	402632 <__svfiscanf_r+0x912>
  4020ce:	f045 0501 	orr.w	r5, r5, #1
  4020d2:	461e      	mov	r6, r3
  4020d4:	e68d      	b.n	401df2 <__svfiscanf_r+0xd2>
  4020d6:	f896 8001 	ldrb.w	r8, [r6, #1]
  4020da:	f045 0502 	orr.w	r5, r5, #2
  4020de:	461e      	mov	r6, r3
  4020e0:	e687      	b.n	401df2 <__svfiscanf_r+0xd2>
  4020e2:	9303      	str	r3, [sp, #12]
  4020e4:	f045 0501 	orr.w	r5, r5, #1
  4020e8:	e793      	b.n	402012 <__svfiscanf_r+0x2f2>
  4020ea:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4020ee:	eb08 0444 	add.w	r4, r8, r4, lsl #1
  4020f2:	3c30      	subs	r4, #48	; 0x30
  4020f4:	f896 8001 	ldrb.w	r8, [r6, #1]
  4020f8:	461e      	mov	r6, r3
  4020fa:	e67a      	b.n	401df2 <__svfiscanf_r+0xd2>
  4020fc:	f896 8001 	ldrb.w	r8, [r6, #1]
  402100:	f045 0510 	orr.w	r5, r5, #16
  402104:	461e      	mov	r6, r3
  402106:	e674      	b.n	401df2 <__svfiscanf_r+0xd2>
  402108:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40210c:	07dc      	lsls	r4, r3, #31
  40210e:	d404      	bmi.n	40211a <__svfiscanf_r+0x3fa>
  402110:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  402114:	0598      	lsls	r0, r3, #22
  402116:	f140 8293 	bpl.w	402640 <__svfiscanf_r+0x920>
  40211a:	f04f 33ff 	mov.w	r3, #4294967295
  40211e:	9305      	str	r3, [sp, #20]
  402120:	9805      	ldr	r0, [sp, #20]
  402122:	b059      	add	sp, #356	; 0x164
  402124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402128:	9303      	str	r3, [sp, #12]
  40212a:	f001 f957 	bl	4033dc <__locale_ctype_ptr>
  40212e:	4440      	add	r0, r8
  402130:	7843      	ldrb	r3, [r0, #1]
  402132:	f003 0303 	and.w	r3, r3, #3
  402136:	2b01      	cmp	r3, #1
  402138:	f47f af6b 	bne.w	402012 <__svfiscanf_r+0x2f2>
  40213c:	f045 0501 	orr.w	r5, r5, #1
  402140:	e767      	b.n	402012 <__svfiscanf_r+0x2f2>
  402142:	ab0c      	add	r3, sp, #48	; 0x30
  402144:	4618      	mov	r0, r3
  402146:	2208      	movs	r2, #8
  402148:	2100      	movs	r1, #0
  40214a:	9308      	str	r3, [sp, #32]
  40214c:	f7fe fe00 	bl	400d50 <memset>
  402150:	f015 0310 	ands.w	r3, r5, #16
  402154:	9309      	str	r3, [sp, #36]	; 0x24
  402156:	f000 81eb 	beq.w	402530 <__svfiscanf_r+0x810>
  40215a:	f10d 092c 	add.w	r9, sp, #44	; 0x2c
  40215e:	2600      	movs	r6, #0
  402160:	f10d 0838 	add.w	r8, sp, #56	; 0x38
  402164:	f001 f93a 	bl	4033dc <__locale_ctype_ptr>
  402168:	f8db 3000 	ldr.w	r3, [fp]
  40216c:	781b      	ldrb	r3, [r3, #0]
  40216e:	4403      	add	r3, r0
  402170:	785b      	ldrb	r3, [r3, #1]
  402172:	071a      	lsls	r2, r3, #28
  402174:	d402      	bmi.n	40217c <__svfiscanf_r+0x45c>
  402176:	2c00      	cmp	r4, #0
  402178:	f040 8289 	bne.w	40268e <__svfiscanf_r+0x96e>
  40217c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40217e:	b923      	cbnz	r3, 40218a <__svfiscanf_r+0x46a>
  402180:	f8c9 3000 	str.w	r3, [r9]
  402184:	9b05      	ldr	r3, [sp, #20]
  402186:	3301      	adds	r3, #1
  402188:	9305      	str	r3, [sp, #20]
  40218a:	9e03      	ldr	r6, [sp, #12]
  40218c:	4634      	mov	r4, r6
  40218e:	e615      	b.n	401dbc <__svfiscanf_r+0x9c>
  402190:	2c00      	cmp	r4, #0
  402192:	bf08      	it	eq
  402194:	f04f 34ff 	moveq.w	r4, #4294967295
  402198:	06e8      	lsls	r0, r5, #27
  40219a:	f140 810b 	bpl.w	4023b4 <__svfiscanf_r+0x694>
  40219e:	f8db 2000 	ldr.w	r2, [fp]
  4021a2:	2500      	movs	r5, #0
  4021a4:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  4021a8:	7813      	ldrb	r3, [r2, #0]
  4021aa:	f818 3003 	ldrb.w	r3, [r8, r3]
  4021ae:	3201      	adds	r2, #1
  4021b0:	b1db      	cbz	r3, 4021ea <__svfiscanf_r+0x4ca>
  4021b2:	f8db 3004 	ldr.w	r3, [fp, #4]
  4021b6:	f8cb 2000 	str.w	r2, [fp]
  4021ba:	3501      	adds	r5, #1
  4021bc:	3b01      	subs	r3, #1
  4021be:	42ac      	cmp	r4, r5
  4021c0:	f8cb 3004 	str.w	r3, [fp, #4]
  4021c4:	f43f aee9 	beq.w	401f9a <__svfiscanf_r+0x27a>
  4021c8:	2b00      	cmp	r3, #0
  4021ca:	dced      	bgt.n	4021a8 <__svfiscanf_r+0x488>
  4021cc:	4659      	mov	r1, fp
  4021ce:	4638      	mov	r0, r7
  4021d0:	f001 ff98 	bl	404104 <__srefill_r>
  4021d4:	2800      	cmp	r0, #0
  4021d6:	f47f aee0 	bne.w	401f9a <__svfiscanf_r+0x27a>
  4021da:	f8db 2000 	ldr.w	r2, [fp]
  4021de:	7813      	ldrb	r3, [r2, #0]
  4021e0:	f818 3003 	ldrb.w	r3, [r8, r3]
  4021e4:	3201      	adds	r2, #1
  4021e6:	2b00      	cmp	r3, #0
  4021e8:	d1e3      	bne.n	4021b2 <__svfiscanf_r+0x492>
  4021ea:	2d00      	cmp	r5, #0
  4021ec:	f47f aed5 	bne.w	401f9a <__svfiscanf_r+0x27a>
  4021f0:	e5ea      	b.n	401dc8 <__svfiscanf_r+0xa8>
  4021f2:	bf00      	nop
  4021f4:	00404545 	.word	0x00404545
  4021f8:	00404871 	.word	0x00404871
  4021fc:	1e63      	subs	r3, r4, #1
  4021fe:	2b26      	cmp	r3, #38	; 0x26
  402200:	bf8c      	ite	hi
  402202:	f1a4 0227 	subhi.w	r2, r4, #39	; 0x27
  402206:	2200      	movls	r2, #0
  402208:	f04f 0900 	mov.w	r9, #0
  40220c:	4611      	mov	r1, r2
  40220e:	ae0e      	add	r6, sp, #56	; 0x38
  402210:	464b      	mov	r3, r9
  402212:	46b9      	mov	r9, r7
  402214:	9f04      	ldr	r7, [sp, #16]
  402216:	4652      	mov	r2, sl
  402218:	bf88      	it	hi
  40221a:	2427      	movhi	r4, #39	; 0x27
  40221c:	f445 6558 	orr.w	r5, r5, #3456	; 0xd80
  402220:	46b0      	mov	r8, r6
  402222:	468a      	mov	sl, r1
  402224:	f8db 0000 	ldr.w	r0, [fp]
  402228:	f890 e000 	ldrb.w	lr, [r0]
  40222c:	f1ae 012b 	sub.w	r1, lr, #43	; 0x2b
  402230:	294d      	cmp	r1, #77	; 0x4d
  402232:	d842      	bhi.n	4022ba <__svfiscanf_r+0x59a>
  402234:	e8df f001 	tbb	[pc, r1]
  402238:	418e418e 	.word	0x418e418e
  40223c:	63636941 	.word	0x63636941
  402240:	63636363 	.word	0x63636363
  402244:	415d5d63 	.word	0x415d5d63
  402248:	41414141 	.word	0x41414141
  40224c:	58584141 	.word	0x58584141
  402250:	58585858 	.word	0x58585858
  402254:	41414141 	.word	0x41414141
  402258:	41414141 	.word	0x41414141
  40225c:	41414141 	.word	0x41414141
  402260:	41414141 	.word	0x41414141
  402264:	41412741 	.word	0x41412741
  402268:	41414141 	.word	0x41414141
  40226c:	58584141 	.word	0x58584141
  402270:	58585858 	.word	0x58585858
  402274:	41414141 	.word	0x41414141
  402278:	41414141 	.word	0x41414141
  40227c:	41414141 	.word	0x41414141
  402280:	41414141 	.word	0x41414141
  402284:	2741      	.short	0x2741
  402286:	f405 61c0 	and.w	r1, r5, #1536	; 0x600
  40228a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40228e:	d114      	bne.n	4022ba <__svfiscanf_r+0x59a>
  402290:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  402294:	f445 65a0 	orr.w	r5, r5, #1280	; 0x500
  402298:	2710      	movs	r7, #16
  40229a:	f8db 1004 	ldr.w	r1, [fp, #4]
  40229e:	f888 e000 	strb.w	lr, [r8]
  4022a2:	3901      	subs	r1, #1
  4022a4:	2900      	cmp	r1, #0
  4022a6:	f108 0801 	add.w	r8, r8, #1
  4022aa:	f8cb 1004 	str.w	r1, [fp, #4]
  4022ae:	dd46      	ble.n	40233e <__svfiscanf_r+0x61e>
  4022b0:	3001      	adds	r0, #1
  4022b2:	f8cb 0000 	str.w	r0, [fp]
  4022b6:	3c01      	subs	r4, #1
  4022b8:	d1b4      	bne.n	402224 <__svfiscanf_r+0x504>
  4022ba:	05e9      	lsls	r1, r5, #23
  4022bc:	9704      	str	r7, [sp, #16]
  4022be:	4692      	mov	sl, r2
  4022c0:	464f      	mov	r7, r9
  4022c2:	4699      	mov	r9, r3
  4022c4:	d505      	bpl.n	4022d2 <__svfiscanf_r+0x5b2>
  4022c6:	45b0      	cmp	r8, r6
  4022c8:	f200 81a2 	bhi.w	402610 <__svfiscanf_r+0x8f0>
  4022cc:	45b0      	cmp	r8, r6
  4022ce:	f43f ad7b 	beq.w	401dc8 <__svfiscanf_r+0xa8>
  4022d2:	f015 0410 	ands.w	r4, r5, #16
  4022d6:	f000 80e5 	beq.w	4024a4 <__svfiscanf_r+0x784>
  4022da:	eba8 0606 	sub.w	r6, r8, r6
  4022de:	44b1      	add	r9, r6
  4022e0:	9e03      	ldr	r6, [sp, #12]
  4022e2:	44ca      	add	sl, r9
  4022e4:	4634      	mov	r4, r6
  4022e6:	e569      	b.n	401dbc <__svfiscanf_r+0x9c>
  4022e8:	2f0a      	cmp	r7, #10
  4022ea:	dde6      	ble.n	4022ba <__svfiscanf_r+0x59a>
  4022ec:	f425 6538 	bic.w	r5, r5, #2944	; 0xb80
  4022f0:	e7d3      	b.n	40229a <__svfiscanf_r+0x57a>
  4022f2:	49ac      	ldr	r1, [pc, #688]	; (4025a4 <__svfiscanf_r+0x884>)
  4022f4:	f931 7017 	ldrsh.w	r7, [r1, r7, lsl #1]
  4022f8:	2f08      	cmp	r7, #8
  4022fa:	dcf7      	bgt.n	4022ec <__svfiscanf_r+0x5cc>
  4022fc:	e7dd      	b.n	4022ba <__svfiscanf_r+0x59a>
  4022fe:	49a9      	ldr	r1, [pc, #676]	; (4025a4 <__svfiscanf_r+0x884>)
  402300:	f425 6538 	bic.w	r5, r5, #2944	; 0xb80
  402304:	f931 7017 	ldrsh.w	r7, [r1, r7, lsl #1]
  402308:	e7c7      	b.n	40229a <__svfiscanf_r+0x57a>
  40230a:	0529      	lsls	r1, r5, #20
  40230c:	d5c5      	bpl.n	40229a <__svfiscanf_r+0x57a>
  40230e:	b917      	cbnz	r7, 402316 <__svfiscanf_r+0x5f6>
  402310:	f445 7500 	orr.w	r5, r5, #512	; 0x200
  402314:	2708      	movs	r7, #8
  402316:	0569      	lsls	r1, r5, #21
  402318:	f100 80eb 	bmi.w	4024f2 <__svfiscanf_r+0x7d2>
  40231c:	f425 7560 	bic.w	r5, r5, #896	; 0x380
  402320:	f1ba 0f00 	cmp.w	sl, #0
  402324:	d002      	beq.n	40232c <__svfiscanf_r+0x60c>
  402326:	f10a 3aff 	add.w	sl, sl, #4294967295
  40232a:	3401      	adds	r4, #1
  40232c:	f8db 1004 	ldr.w	r1, [fp, #4]
  402330:	3901      	subs	r1, #1
  402332:	2900      	cmp	r1, #0
  402334:	f103 0301 	add.w	r3, r3, #1
  402338:	f8cb 1004 	str.w	r1, [fp, #4]
  40233c:	dcb8      	bgt.n	4022b0 <__svfiscanf_r+0x590>
  40233e:	4659      	mov	r1, fp
  402340:	4648      	mov	r0, r9
  402342:	9308      	str	r3, [sp, #32]
  402344:	9204      	str	r2, [sp, #16]
  402346:	f001 fedd 	bl	404104 <__srefill_r>
  40234a:	9a04      	ldr	r2, [sp, #16]
  40234c:	9b08      	ldr	r3, [sp, #32]
  40234e:	2800      	cmp	r0, #0
  402350:	d0b1      	beq.n	4022b6 <__svfiscanf_r+0x596>
  402352:	e7b2      	b.n	4022ba <__svfiscanf_r+0x59a>
  402354:	0629      	lsls	r1, r5, #24
  402356:	d5b0      	bpl.n	4022ba <__svfiscanf_r+0x59a>
  402358:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  40235c:	e79d      	b.n	40229a <__svfiscanf_r+0x57a>
  40235e:	2c00      	cmp	r4, #0
  402360:	bf08      	it	eq
  402362:	f04f 34ff 	moveq.w	r4, #4294967295
  402366:	f015 0601 	ands.w	r6, r5, #1
  40236a:	f47f aeea 	bne.w	402142 <__svfiscanf_r+0x422>
  40236e:	06eb      	lsls	r3, r5, #27
  402370:	f140 811c 	bpl.w	4025ac <__svfiscanf_r+0x88c>
  402374:	f001 f832 	bl	4033dc <__locale_ctype_ptr>
  402378:	f8db 3000 	ldr.w	r3, [fp]
  40237c:	781a      	ldrb	r2, [r3, #0]
  40237e:	4410      	add	r0, r2
  402380:	3301      	adds	r3, #1
  402382:	7842      	ldrb	r2, [r0, #1]
  402384:	0715      	lsls	r5, r2, #28
  402386:	d411      	bmi.n	4023ac <__svfiscanf_r+0x68c>
  402388:	f8db 2004 	ldr.w	r2, [fp, #4]
  40238c:	f8cb 3000 	str.w	r3, [fp]
  402390:	3601      	adds	r6, #1
  402392:	3a01      	subs	r2, #1
  402394:	42b4      	cmp	r4, r6
  402396:	f8cb 2004 	str.w	r2, [fp, #4]
  40239a:	d007      	beq.n	4023ac <__svfiscanf_r+0x68c>
  40239c:	2a00      	cmp	r2, #0
  40239e:	dce9      	bgt.n	402374 <__svfiscanf_r+0x654>
  4023a0:	4659      	mov	r1, fp
  4023a2:	4638      	mov	r0, r7
  4023a4:	f001 feae 	bl	404104 <__srefill_r>
  4023a8:	2800      	cmp	r0, #0
  4023aa:	d0e3      	beq.n	402374 <__svfiscanf_r+0x654>
  4023ac:	44b2      	add	sl, r6
  4023ae:	9e03      	ldr	r6, [sp, #12]
  4023b0:	4634      	mov	r4, r6
  4023b2:	e503      	b.n	401dbc <__svfiscanf_r+0x9c>
  4023b4:	9a06      	ldr	r2, [sp, #24]
  4023b6:	6815      	ldr	r5, [r2, #0]
  4023b8:	1d16      	adds	r6, r2, #4
  4023ba:	46a9      	mov	r9, r5
  4023bc:	f10d 0860 	add.w	r8, sp, #96	; 0x60
  4023c0:	f8db 3000 	ldr.w	r3, [fp]
  4023c4:	781a      	ldrb	r2, [r3, #0]
  4023c6:	f818 2002 	ldrb.w	r2, [r8, r2]
  4023ca:	1c59      	adds	r1, r3, #1
  4023cc:	b1c2      	cbz	r2, 402400 <__svfiscanf_r+0x6e0>
  4023ce:	f8db 2004 	ldr.w	r2, [fp, #4]
  4023d2:	f8cb 1000 	str.w	r1, [fp]
  4023d6:	3a01      	subs	r2, #1
  4023d8:	f8cb 2004 	str.w	r2, [fp, #4]
  4023dc:	781b      	ldrb	r3, [r3, #0]
  4023de:	f809 3b01 	strb.w	r3, [r9], #1
  4023e2:	3c01      	subs	r4, #1
  4023e4:	d00c      	beq.n	402400 <__svfiscanf_r+0x6e0>
  4023e6:	f8db 3004 	ldr.w	r3, [fp, #4]
  4023ea:	2b00      	cmp	r3, #0
  4023ec:	dce8      	bgt.n	4023c0 <__svfiscanf_r+0x6a0>
  4023ee:	4659      	mov	r1, fp
  4023f0:	4638      	mov	r0, r7
  4023f2:	f001 fe87 	bl	404104 <__srefill_r>
  4023f6:	2800      	cmp	r0, #0
  4023f8:	d0e2      	beq.n	4023c0 <__svfiscanf_r+0x6a0>
  4023fa:	454d      	cmp	r5, r9
  4023fc:	f43f adec 	beq.w	401fd8 <__svfiscanf_r+0x2b8>
  402400:	ebb9 0505 	subs.w	r5, r9, r5
  402404:	f43f ace0 	beq.w	401dc8 <__svfiscanf_r+0xa8>
  402408:	9a05      	ldr	r2, [sp, #20]
  40240a:	9606      	str	r6, [sp, #24]
  40240c:	2300      	movs	r3, #0
  40240e:	3201      	adds	r2, #1
  402410:	9205      	str	r2, [sp, #20]
  402412:	f889 3000 	strb.w	r3, [r9]
  402416:	e5c0      	b.n	401f9a <__svfiscanf_r+0x27a>
  402418:	ab0c      	add	r3, sp, #48	; 0x30
  40241a:	4618      	mov	r0, r3
  40241c:	2208      	movs	r2, #8
  40241e:	2100      	movs	r1, #0
  402420:	9308      	str	r3, [sp, #32]
  402422:	f7fe fc95 	bl	400d50 <memset>
  402426:	f015 0310 	ands.w	r3, r5, #16
  40242a:	9309      	str	r3, [sp, #36]	; 0x24
  40242c:	d077      	beq.n	40251e <__svfiscanf_r+0x7fe>
  40242e:	f04f 0900 	mov.w	r9, #0
  402432:	2c00      	cmp	r4, #0
  402434:	f43f aea9 	beq.w	40218a <__svfiscanf_r+0x46a>
  402438:	2500      	movs	r5, #0
  40243a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
  40243e:	f000 ffbb 	bl	4033b8 <__locale_mb_cur_max>
  402442:	42a8      	cmp	r0, r5
  402444:	f43f adc8 	beq.w	401fd8 <__svfiscanf_r+0x2b8>
  402448:	e89b 000c 	ldmia.w	fp, {r2, r3}
  40244c:	f812 0b01 	ldrb.w	r0, [r2], #1
  402450:	f8cb 2000 	str.w	r2, [fp]
  402454:	3b01      	subs	r3, #1
  402456:	9a08      	ldr	r2, [sp, #32]
  402458:	9200      	str	r2, [sp, #0]
  40245a:	1c6e      	adds	r6, r5, #1
  40245c:	f8cb 3004 	str.w	r3, [fp, #4]
  402460:	f808 0005 	strb.w	r0, [r8, r5]
  402464:	4633      	mov	r3, r6
  402466:	4642      	mov	r2, r8
  402468:	4649      	mov	r1, r9
  40246a:	4638      	mov	r0, r7
  40246c:	f001 fafc 	bl	403a68 <_mbrtowc_r>
  402470:	1c43      	adds	r3, r0, #1
  402472:	f43f adb1 	beq.w	401fd8 <__svfiscanf_r+0x2b8>
  402476:	2800      	cmp	r0, #0
  402478:	d16c      	bne.n	402554 <__svfiscanf_r+0x834>
  40247a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40247c:	2b00      	cmp	r3, #0
  40247e:	d16d      	bne.n	40255c <__svfiscanf_r+0x83c>
  402480:	f8c9 3000 	str.w	r3, [r9]
  402484:	44b2      	add	sl, r6
  402486:	3c01      	subs	r4, #1
  402488:	f109 0904 	add.w	r9, r9, #4
  40248c:	2500      	movs	r5, #0
  40248e:	f8db 3004 	ldr.w	r3, [fp, #4]
  402492:	2b00      	cmp	r3, #0
  402494:	dd30      	ble.n	4024f8 <__svfiscanf_r+0x7d8>
  402496:	2c00      	cmp	r4, #0
  402498:	d1d1      	bne.n	40243e <__svfiscanf_r+0x71e>
  40249a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40249c:	2b00      	cmp	r3, #0
  40249e:	f47f ae74 	bne.w	40218a <__svfiscanf_r+0x46a>
  4024a2:	e66f      	b.n	402184 <__svfiscanf_r+0x464>
  4024a4:	4622      	mov	r2, r4
  4024a6:	f888 4000 	strb.w	r4, [r8]
  4024aa:	9b04      	ldr	r3, [sp, #16]
  4024ac:	9c07      	ldr	r4, [sp, #28]
  4024ae:	4631      	mov	r1, r6
  4024b0:	4638      	mov	r0, r7
  4024b2:	47a0      	blx	r4
  4024b4:	06aa      	lsls	r2, r5, #26
  4024b6:	d442      	bmi.n	40253e <__svfiscanf_r+0x81e>
  4024b8:	076b      	lsls	r3, r5, #29
  4024ba:	f100 80d7 	bmi.w	40266c <__svfiscanf_r+0x94c>
  4024be:	f015 0201 	ands.w	r2, r5, #1
  4024c2:	d13c      	bne.n	40253e <__svfiscanf_r+0x81e>
  4024c4:	07ad      	lsls	r5, r5, #30
  4024c6:	d53a      	bpl.n	40253e <__svfiscanf_r+0x81e>
  4024c8:	9b07      	ldr	r3, [sp, #28]
  4024ca:	4619      	mov	r1, r3
  4024cc:	4b36      	ldr	r3, [pc, #216]	; (4025a8 <__svfiscanf_r+0x888>)
  4024ce:	4299      	cmp	r1, r3
  4024d0:	4638      	mov	r0, r7
  4024d2:	9b04      	ldr	r3, [sp, #16]
  4024d4:	4631      	mov	r1, r6
  4024d6:	f000 811e 	beq.w	402716 <__svfiscanf_r+0x9f6>
  4024da:	f002 f913 	bl	404704 <_strtoll_r>
  4024de:	9a06      	ldr	r2, [sp, #24]
  4024e0:	6813      	ldr	r3, [r2, #0]
  4024e2:	e9c3 0100 	strd	r0, r1, [r3]
  4024e6:	3204      	adds	r2, #4
  4024e8:	9206      	str	r2, [sp, #24]
  4024ea:	9b05      	ldr	r3, [sp, #20]
  4024ec:	3301      	adds	r3, #1
  4024ee:	9305      	str	r3, [sp, #20]
  4024f0:	e6f3      	b.n	4022da <__svfiscanf_r+0x5ba>
  4024f2:	f425 65b0 	bic.w	r5, r5, #1408	; 0x580
  4024f6:	e6d0      	b.n	40229a <__svfiscanf_r+0x57a>
  4024f8:	4659      	mov	r1, fp
  4024fa:	4638      	mov	r0, r7
  4024fc:	f001 fe02 	bl	404104 <__srefill_r>
  402500:	2800      	cmp	r0, #0
  402502:	d0c8      	beq.n	402496 <__svfiscanf_r+0x776>
  402504:	2d00      	cmp	r5, #0
  402506:	d0c8      	beq.n	40249a <__svfiscanf_r+0x77a>
  402508:	e566      	b.n	401fd8 <__svfiscanf_r+0x2b8>
  40250a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40250e:	9203      	str	r2, [sp, #12]
  402510:	f000 ff76 	bl	403400 <__retarget_lock_acquire_recursive>
  402514:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
  402518:	9a03      	ldr	r2, [sp, #12]
  40251a:	b299      	uxth	r1, r3
  40251c:	e410      	b.n	401d40 <__svfiscanf_r+0x20>
  40251e:	9a06      	ldr	r2, [sp, #24]
  402520:	4613      	mov	r3, r2
  402522:	3304      	adds	r3, #4
  402524:	f8d2 9000 	ldr.w	r9, [r2]
  402528:	9306      	str	r3, [sp, #24]
  40252a:	2c00      	cmp	r4, #0
  40252c:	d184      	bne.n	402438 <__svfiscanf_r+0x718>
  40252e:	e629      	b.n	402184 <__svfiscanf_r+0x464>
  402530:	9a06      	ldr	r2, [sp, #24]
  402532:	4613      	mov	r3, r2
  402534:	3304      	adds	r3, #4
  402536:	f8d2 9000 	ldr.w	r9, [r2]
  40253a:	9306      	str	r3, [sp, #24]
  40253c:	e60f      	b.n	40215e <__svfiscanf_r+0x43e>
  40253e:	9a06      	ldr	r2, [sp, #24]
  402540:	6813      	ldr	r3, [r2, #0]
  402542:	3204      	adds	r2, #4
  402544:	9206      	str	r2, [sp, #24]
  402546:	6018      	str	r0, [r3, #0]
  402548:	e7cf      	b.n	4024ea <__svfiscanf_r+0x7ca>
  40254a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40254e:	f000 ff59 	bl	403404 <__retarget_lock_release_recursive>
  402552:	e54a      	b.n	401fea <__svfiscanf_r+0x2ca>
  402554:	3002      	adds	r0, #2
  402556:	d105      	bne.n	402564 <__svfiscanf_r+0x844>
  402558:	4635      	mov	r5, r6
  40255a:	e798      	b.n	40248e <__svfiscanf_r+0x76e>
  40255c:	44b2      	add	sl, r6
  40255e:	3c01      	subs	r4, #1
  402560:	4605      	mov	r5, r0
  402562:	e794      	b.n	40248e <__svfiscanf_r+0x76e>
  402564:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402566:	44b2      	add	sl, r6
  402568:	3c01      	subs	r4, #1
  40256a:	2b00      	cmp	r3, #0
  40256c:	d08c      	beq.n	402488 <__svfiscanf_r+0x768>
  40256e:	2500      	movs	r5, #0
  402570:	e78d      	b.n	40248e <__svfiscanf_r+0x76e>
  402572:	2d00      	cmp	r5, #0
  402574:	f47f ad11 	bne.w	401f9a <__svfiscanf_r+0x27a>
  402578:	e52e      	b.n	401fd8 <__svfiscanf_r+0x2b8>
  40257a:	9d06      	ldr	r5, [sp, #24]
  40257c:	4623      	mov	r3, r4
  40257e:	6829      	ldr	r1, [r5, #0]
  402580:	f8cd b000 	str.w	fp, [sp]
  402584:	2201      	movs	r2, #1
  402586:	4638      	mov	r0, r7
  402588:	f000 fb28 	bl	402bdc <_fread_r>
  40258c:	1d2e      	adds	r6, r5, #4
  40258e:	2800      	cmp	r0, #0
  402590:	f43f ad22 	beq.w	401fd8 <__svfiscanf_r+0x2b8>
  402594:	9b05      	ldr	r3, [sp, #20]
  402596:	9606      	str	r6, [sp, #24]
  402598:	9e03      	ldr	r6, [sp, #12]
  40259a:	3301      	adds	r3, #1
  40259c:	4482      	add	sl, r0
  40259e:	9305      	str	r3, [sp, #20]
  4025a0:	4634      	mov	r4, r6
  4025a2:	e40b      	b.n	401dbc <__svfiscanf_r+0x9c>
  4025a4:	0040535c 	.word	0x0040535c
  4025a8:	00404871 	.word	0x00404871
  4025ac:	9a06      	ldr	r2, [sp, #24]
  4025ae:	6816      	ldr	r6, [r2, #0]
  4025b0:	f102 0804 	add.w	r8, r2, #4
  4025b4:	4635      	mov	r5, r6
  4025b6:	f000 ff11 	bl	4033dc <__locale_ctype_ptr>
  4025ba:	f8db 2000 	ldr.w	r2, [fp]
  4025be:	7813      	ldrb	r3, [r2, #0]
  4025c0:	4418      	add	r0, r3
  4025c2:	1c51      	adds	r1, r2, #1
  4025c4:	7843      	ldrb	r3, [r0, #1]
  4025c6:	0718      	lsls	r0, r3, #28
  4025c8:	d415      	bmi.n	4025f6 <__svfiscanf_r+0x8d6>
  4025ca:	f8db 3004 	ldr.w	r3, [fp, #4]
  4025ce:	f8cb 1000 	str.w	r1, [fp]
  4025d2:	3b01      	subs	r3, #1
  4025d4:	f8cb 3004 	str.w	r3, [fp, #4]
  4025d8:	7813      	ldrb	r3, [r2, #0]
  4025da:	f805 3b01 	strb.w	r3, [r5], #1
  4025de:	3c01      	subs	r4, #1
  4025e0:	d009      	beq.n	4025f6 <__svfiscanf_r+0x8d6>
  4025e2:	f8db 3004 	ldr.w	r3, [fp, #4]
  4025e6:	2b00      	cmp	r3, #0
  4025e8:	dce5      	bgt.n	4025b6 <__svfiscanf_r+0x896>
  4025ea:	4659      	mov	r1, fp
  4025ec:	4638      	mov	r0, r7
  4025ee:	f001 fd89 	bl	404104 <__srefill_r>
  4025f2:	2800      	cmp	r0, #0
  4025f4:	d0df      	beq.n	4025b6 <__svfiscanf_r+0x896>
  4025f6:	1bae      	subs	r6, r5, r6
  4025f8:	9a05      	ldr	r2, [sp, #20]
  4025fa:	f8cd 8018 	str.w	r8, [sp, #24]
  4025fe:	44b2      	add	sl, r6
  402600:	9e03      	ldr	r6, [sp, #12]
  402602:	2300      	movs	r3, #0
  402604:	3201      	adds	r2, #1
  402606:	9205      	str	r2, [sp, #20]
  402608:	702b      	strb	r3, [r5, #0]
  40260a:	4634      	mov	r4, r6
  40260c:	f7ff bbd6 	b.w	401dbc <__svfiscanf_r+0x9c>
  402610:	f818 1c01 	ldrb.w	r1, [r8, #-1]
  402614:	465a      	mov	r2, fp
  402616:	4638      	mov	r0, r7
  402618:	f002 fa68 	bl	404aec <_ungetc_r>
  40261c:	f108 38ff 	add.w	r8, r8, #4294967295
  402620:	e654      	b.n	4022cc <__svfiscanf_r+0x5ac>
  402622:	4659      	mov	r1, fp
  402624:	4638      	mov	r0, r7
  402626:	f001 fd6d 	bl	404104 <__srefill_r>
  40262a:	2800      	cmp	r0, #0
  40262c:	f43f ac67 	beq.w	401efe <__svfiscanf_r+0x1de>
  402630:	e4d2      	b.n	401fd8 <__svfiscanf_r+0x2b8>
  402632:	f896 8002 	ldrb.w	r8, [r6, #2]
  402636:	f045 0502 	orr.w	r5, r5, #2
  40263a:	3602      	adds	r6, #2
  40263c:	f7ff bbd9 	b.w	401df2 <__svfiscanf_r+0xd2>
  402640:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  402644:	f000 fede 	bl	403404 <__retarget_lock_release_recursive>
  402648:	f04f 33ff 	mov.w	r3, #4294967295
  40264c:	9305      	str	r3, [sp, #20]
  40264e:	9805      	ldr	r0, [sp, #20]
  402650:	b059      	add	sp, #356	; 0x164
  402652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402656:	9a06      	ldr	r2, [sp, #24]
  402658:	9e03      	ldr	r6, [sp, #12]
  40265a:	6813      	ldr	r3, [r2, #0]
  40265c:	f8c3 a000 	str.w	sl, [r3]
  402660:	4613      	mov	r3, r2
  402662:	3304      	adds	r3, #4
  402664:	9306      	str	r3, [sp, #24]
  402666:	4634      	mov	r4, r6
  402668:	f7ff bba8 	b.w	401dbc <__svfiscanf_r+0x9c>
  40266c:	9a06      	ldr	r2, [sp, #24]
  40266e:	6813      	ldr	r3, [r2, #0]
  402670:	3204      	adds	r2, #4
  402672:	9206      	str	r2, [sp, #24]
  402674:	8018      	strh	r0, [r3, #0]
  402676:	e738      	b.n	4024ea <__svfiscanf_r+0x7ca>
  402678:	9a06      	ldr	r2, [sp, #24]
  40267a:	9e03      	ldr	r6, [sp, #12]
  40267c:	6813      	ldr	r3, [r2, #0]
  40267e:	f8a3 a000 	strh.w	sl, [r3]
  402682:	4613      	mov	r3, r2
  402684:	3304      	adds	r3, #4
  402686:	9306      	str	r3, [sp, #24]
  402688:	4634      	mov	r4, r6
  40268a:	f7ff bb97 	b.w	401dbc <__svfiscanf_r+0x9c>
  40268e:	f000 fe93 	bl	4033b8 <__locale_mb_cur_max>
  402692:	4286      	cmp	r6, r0
  402694:	f43f aca0 	beq.w	401fd8 <__svfiscanf_r+0x2b8>
  402698:	e89b 000c 	ldmia.w	fp, {r2, r3}
  40269c:	f812 0b01 	ldrb.w	r0, [r2], #1
  4026a0:	f8cb 2000 	str.w	r2, [fp]
  4026a4:	3b01      	subs	r3, #1
  4026a6:	9a08      	ldr	r2, [sp, #32]
  4026a8:	9200      	str	r2, [sp, #0]
  4026aa:	1c75      	adds	r5, r6, #1
  4026ac:	f8cb 3004 	str.w	r3, [fp, #4]
  4026b0:	4649      	mov	r1, r9
  4026b2:	f808 0006 	strb.w	r0, [r8, r6]
  4026b6:	462b      	mov	r3, r5
  4026b8:	4642      	mov	r2, r8
  4026ba:	4638      	mov	r0, r7
  4026bc:	f001 f9d4 	bl	403a68 <_mbrtowc_r>
  4026c0:	1c41      	adds	r1, r0, #1
  4026c2:	f43f ac89 	beq.w	401fd8 <__svfiscanf_r+0x2b8>
  4026c6:	b198      	cbz	r0, 4026f0 <__svfiscanf_r+0x9d0>
  4026c8:	3002      	adds	r0, #2
  4026ca:	bf08      	it	eq
  4026cc:	462e      	moveq	r6, r5
  4026ce:	d12e      	bne.n	40272e <__svfiscanf_r+0xa0e>
  4026d0:	f8db 3004 	ldr.w	r3, [fp, #4]
  4026d4:	2b00      	cmp	r3, #0
  4026d6:	f73f ad45 	bgt.w	402164 <__svfiscanf_r+0x444>
  4026da:	4659      	mov	r1, fp
  4026dc:	4638      	mov	r0, r7
  4026de:	f001 fd11 	bl	404104 <__srefill_r>
  4026e2:	2800      	cmp	r0, #0
  4026e4:	f43f ad3e 	beq.w	402164 <__svfiscanf_r+0x444>
  4026e8:	2e00      	cmp	r6, #0
  4026ea:	f47f ac75 	bne.w	401fd8 <__svfiscanf_r+0x2b8>
  4026ee:	e545      	b.n	40217c <__svfiscanf_r+0x45c>
  4026f0:	f8c9 0000 	str.w	r0, [r9]
  4026f4:	f000 fe52 	bl	40339c <iswspace>
  4026f8:	4606      	mov	r6, r0
  4026fa:	b178      	cbz	r0, 40271c <__svfiscanf_r+0x9fc>
  4026fc:	2d00      	cmp	r5, #0
  4026fe:	f43f ad3d 	beq.w	40217c <__svfiscanf_r+0x45c>
  402702:	4445      	add	r5, r8
  402704:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
  402708:	465a      	mov	r2, fp
  40270a:	4638      	mov	r0, r7
  40270c:	f002 f9ee 	bl	404aec <_ungetc_r>
  402710:	4545      	cmp	r5, r8
  402712:	d1f7      	bne.n	402704 <__svfiscanf_r+0x9e4>
  402714:	e532      	b.n	40217c <__svfiscanf_r+0x45c>
  402716:	f002 f99b 	bl	404a50 <_strtoull_r>
  40271a:	e6e0      	b.n	4024de <__svfiscanf_r+0x7be>
  40271c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40271e:	44aa      	add	sl, r5
  402720:	3c01      	subs	r4, #1
  402722:	2b00      	cmp	r3, #0
  402724:	d1d4      	bne.n	4026d0 <__svfiscanf_r+0x9b0>
  402726:	f109 0904 	add.w	r9, r9, #4
  40272a:	461e      	mov	r6, r3
  40272c:	e7d0      	b.n	4026d0 <__svfiscanf_r+0x9b0>
  40272e:	f8d9 0000 	ldr.w	r0, [r9]
  402732:	e7df      	b.n	4026f4 <__svfiscanf_r+0x9d4>

00402734 <__swsetup_r>:
  402734:	b538      	push	{r3, r4, r5, lr}
  402736:	4b30      	ldr	r3, [pc, #192]	; (4027f8 <__swsetup_r+0xc4>)
  402738:	681b      	ldr	r3, [r3, #0]
  40273a:	4605      	mov	r5, r0
  40273c:	460c      	mov	r4, r1
  40273e:	b113      	cbz	r3, 402746 <__swsetup_r+0x12>
  402740:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402742:	2a00      	cmp	r2, #0
  402744:	d038      	beq.n	4027b8 <__swsetup_r+0x84>
  402746:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40274a:	b293      	uxth	r3, r2
  40274c:	0718      	lsls	r0, r3, #28
  40274e:	d50c      	bpl.n	40276a <__swsetup_r+0x36>
  402750:	6920      	ldr	r0, [r4, #16]
  402752:	b1a8      	cbz	r0, 402780 <__swsetup_r+0x4c>
  402754:	f013 0201 	ands.w	r2, r3, #1
  402758:	d01e      	beq.n	402798 <__swsetup_r+0x64>
  40275a:	6963      	ldr	r3, [r4, #20]
  40275c:	2200      	movs	r2, #0
  40275e:	425b      	negs	r3, r3
  402760:	61a3      	str	r3, [r4, #24]
  402762:	60a2      	str	r2, [r4, #8]
  402764:	b1f0      	cbz	r0, 4027a4 <__swsetup_r+0x70>
  402766:	2000      	movs	r0, #0
  402768:	bd38      	pop	{r3, r4, r5, pc}
  40276a:	06d9      	lsls	r1, r3, #27
  40276c:	d53c      	bpl.n	4027e8 <__swsetup_r+0xb4>
  40276e:	0758      	lsls	r0, r3, #29
  402770:	d426      	bmi.n	4027c0 <__swsetup_r+0x8c>
  402772:	6920      	ldr	r0, [r4, #16]
  402774:	f042 0308 	orr.w	r3, r2, #8
  402778:	81a3      	strh	r3, [r4, #12]
  40277a:	b29b      	uxth	r3, r3
  40277c:	2800      	cmp	r0, #0
  40277e:	d1e9      	bne.n	402754 <__swsetup_r+0x20>
  402780:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402784:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402788:	d0e4      	beq.n	402754 <__swsetup_r+0x20>
  40278a:	4628      	mov	r0, r5
  40278c:	4621      	mov	r1, r4
  40278e:	f000 fe69 	bl	403464 <__smakebuf_r>
  402792:	89a3      	ldrh	r3, [r4, #12]
  402794:	6920      	ldr	r0, [r4, #16]
  402796:	e7dd      	b.n	402754 <__swsetup_r+0x20>
  402798:	0799      	lsls	r1, r3, #30
  40279a:	bf58      	it	pl
  40279c:	6962      	ldrpl	r2, [r4, #20]
  40279e:	60a2      	str	r2, [r4, #8]
  4027a0:	2800      	cmp	r0, #0
  4027a2:	d1e0      	bne.n	402766 <__swsetup_r+0x32>
  4027a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4027a8:	061a      	lsls	r2, r3, #24
  4027aa:	d5dd      	bpl.n	402768 <__swsetup_r+0x34>
  4027ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4027b0:	81a3      	strh	r3, [r4, #12]
  4027b2:	f04f 30ff 	mov.w	r0, #4294967295
  4027b6:	bd38      	pop	{r3, r4, r5, pc}
  4027b8:	4618      	mov	r0, r3
  4027ba:	f000 f939 	bl	402a30 <__sinit>
  4027be:	e7c2      	b.n	402746 <__swsetup_r+0x12>
  4027c0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4027c2:	b151      	cbz	r1, 4027da <__swsetup_r+0xa6>
  4027c4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4027c8:	4299      	cmp	r1, r3
  4027ca:	d004      	beq.n	4027d6 <__swsetup_r+0xa2>
  4027cc:	4628      	mov	r0, r5
  4027ce:	f000 fb37 	bl	402e40 <_free_r>
  4027d2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4027d6:	2300      	movs	r3, #0
  4027d8:	6323      	str	r3, [r4, #48]	; 0x30
  4027da:	2300      	movs	r3, #0
  4027dc:	6920      	ldr	r0, [r4, #16]
  4027de:	6063      	str	r3, [r4, #4]
  4027e0:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4027e4:	6020      	str	r0, [r4, #0]
  4027e6:	e7c5      	b.n	402774 <__swsetup_r+0x40>
  4027e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4027ec:	2309      	movs	r3, #9
  4027ee:	602b      	str	r3, [r5, #0]
  4027f0:	f04f 30ff 	mov.w	r0, #4294967295
  4027f4:	81a2      	strh	r2, [r4, #12]
  4027f6:	bd38      	pop	{r3, r4, r5, pc}
  4027f8:	20400008 	.word	0x20400008

004027fc <register_fini>:
  4027fc:	4b02      	ldr	r3, [pc, #8]	; (402808 <register_fini+0xc>)
  4027fe:	b113      	cbz	r3, 402806 <register_fini+0xa>
  402800:	4802      	ldr	r0, [pc, #8]	; (40280c <register_fini+0x10>)
  402802:	f000 b805 	b.w	402810 <atexit>
  402806:	4770      	bx	lr
  402808:	00000000 	.word	0x00000000
  40280c:	00402aa1 	.word	0x00402aa1

00402810 <atexit>:
  402810:	2300      	movs	r3, #0
  402812:	4601      	mov	r1, r0
  402814:	461a      	mov	r2, r3
  402816:	4618      	mov	r0, r3
  402818:	f002 baaa 	b.w	404d70 <__register_exitproc>

0040281c <__sflush_r>:
  40281c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  402820:	b29a      	uxth	r2, r3
  402822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402826:	460d      	mov	r5, r1
  402828:	0711      	lsls	r1, r2, #28
  40282a:	4680      	mov	r8, r0
  40282c:	d43a      	bmi.n	4028a4 <__sflush_r+0x88>
  40282e:	686a      	ldr	r2, [r5, #4]
  402830:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402834:	2a00      	cmp	r2, #0
  402836:	81ab      	strh	r3, [r5, #12]
  402838:	dd6f      	ble.n	40291a <__sflush_r+0xfe>
  40283a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40283c:	2c00      	cmp	r4, #0
  40283e:	d049      	beq.n	4028d4 <__sflush_r+0xb8>
  402840:	2200      	movs	r2, #0
  402842:	b29b      	uxth	r3, r3
  402844:	f8d8 6000 	ldr.w	r6, [r8]
  402848:	f8c8 2000 	str.w	r2, [r8]
  40284c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  402850:	d067      	beq.n	402922 <__sflush_r+0x106>
  402852:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402854:	075f      	lsls	r7, r3, #29
  402856:	d505      	bpl.n	402864 <__sflush_r+0x48>
  402858:	6869      	ldr	r1, [r5, #4]
  40285a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40285c:	1a52      	subs	r2, r2, r1
  40285e:	b10b      	cbz	r3, 402864 <__sflush_r+0x48>
  402860:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402862:	1ad2      	subs	r2, r2, r3
  402864:	2300      	movs	r3, #0
  402866:	69e9      	ldr	r1, [r5, #28]
  402868:	4640      	mov	r0, r8
  40286a:	47a0      	blx	r4
  40286c:	1c44      	adds	r4, r0, #1
  40286e:	d03c      	beq.n	4028ea <__sflush_r+0xce>
  402870:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402874:	692a      	ldr	r2, [r5, #16]
  402876:	602a      	str	r2, [r5, #0]
  402878:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40287c:	2200      	movs	r2, #0
  40287e:	81ab      	strh	r3, [r5, #12]
  402880:	04db      	lsls	r3, r3, #19
  402882:	606a      	str	r2, [r5, #4]
  402884:	d447      	bmi.n	402916 <__sflush_r+0xfa>
  402886:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402888:	f8c8 6000 	str.w	r6, [r8]
  40288c:	b311      	cbz	r1, 4028d4 <__sflush_r+0xb8>
  40288e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402892:	4299      	cmp	r1, r3
  402894:	d002      	beq.n	40289c <__sflush_r+0x80>
  402896:	4640      	mov	r0, r8
  402898:	f000 fad2 	bl	402e40 <_free_r>
  40289c:	2000      	movs	r0, #0
  40289e:	6328      	str	r0, [r5, #48]	; 0x30
  4028a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4028a4:	692e      	ldr	r6, [r5, #16]
  4028a6:	b1ae      	cbz	r6, 4028d4 <__sflush_r+0xb8>
  4028a8:	682c      	ldr	r4, [r5, #0]
  4028aa:	602e      	str	r6, [r5, #0]
  4028ac:	0791      	lsls	r1, r2, #30
  4028ae:	bf0c      	ite	eq
  4028b0:	696b      	ldreq	r3, [r5, #20]
  4028b2:	2300      	movne	r3, #0
  4028b4:	1ba4      	subs	r4, r4, r6
  4028b6:	60ab      	str	r3, [r5, #8]
  4028b8:	e00a      	b.n	4028d0 <__sflush_r+0xb4>
  4028ba:	4623      	mov	r3, r4
  4028bc:	4632      	mov	r2, r6
  4028be:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4028c0:	69e9      	ldr	r1, [r5, #28]
  4028c2:	4640      	mov	r0, r8
  4028c4:	47b8      	blx	r7
  4028c6:	2800      	cmp	r0, #0
  4028c8:	eba4 0400 	sub.w	r4, r4, r0
  4028cc:	4406      	add	r6, r0
  4028ce:	dd04      	ble.n	4028da <__sflush_r+0xbe>
  4028d0:	2c00      	cmp	r4, #0
  4028d2:	dcf2      	bgt.n	4028ba <__sflush_r+0x9e>
  4028d4:	2000      	movs	r0, #0
  4028d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4028da:	89ab      	ldrh	r3, [r5, #12]
  4028dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4028e0:	81ab      	strh	r3, [r5, #12]
  4028e2:	f04f 30ff 	mov.w	r0, #4294967295
  4028e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4028ea:	f8d8 4000 	ldr.w	r4, [r8]
  4028ee:	2c1d      	cmp	r4, #29
  4028f0:	d8f3      	bhi.n	4028da <__sflush_r+0xbe>
  4028f2:	4b19      	ldr	r3, [pc, #100]	; (402958 <__sflush_r+0x13c>)
  4028f4:	40e3      	lsrs	r3, r4
  4028f6:	43db      	mvns	r3, r3
  4028f8:	f013 0301 	ands.w	r3, r3, #1
  4028fc:	d1ed      	bne.n	4028da <__sflush_r+0xbe>
  4028fe:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  402902:	606b      	str	r3, [r5, #4]
  402904:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402908:	6929      	ldr	r1, [r5, #16]
  40290a:	81ab      	strh	r3, [r5, #12]
  40290c:	04da      	lsls	r2, r3, #19
  40290e:	6029      	str	r1, [r5, #0]
  402910:	d5b9      	bpl.n	402886 <__sflush_r+0x6a>
  402912:	2c00      	cmp	r4, #0
  402914:	d1b7      	bne.n	402886 <__sflush_r+0x6a>
  402916:	6528      	str	r0, [r5, #80]	; 0x50
  402918:	e7b5      	b.n	402886 <__sflush_r+0x6a>
  40291a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40291c:	2a00      	cmp	r2, #0
  40291e:	dc8c      	bgt.n	40283a <__sflush_r+0x1e>
  402920:	e7d8      	b.n	4028d4 <__sflush_r+0xb8>
  402922:	2301      	movs	r3, #1
  402924:	69e9      	ldr	r1, [r5, #28]
  402926:	4640      	mov	r0, r8
  402928:	47a0      	blx	r4
  40292a:	1c43      	adds	r3, r0, #1
  40292c:	4602      	mov	r2, r0
  40292e:	d002      	beq.n	402936 <__sflush_r+0x11a>
  402930:	89ab      	ldrh	r3, [r5, #12]
  402932:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402934:	e78e      	b.n	402854 <__sflush_r+0x38>
  402936:	f8d8 3000 	ldr.w	r3, [r8]
  40293a:	2b00      	cmp	r3, #0
  40293c:	d0f8      	beq.n	402930 <__sflush_r+0x114>
  40293e:	2b1d      	cmp	r3, #29
  402940:	d001      	beq.n	402946 <__sflush_r+0x12a>
  402942:	2b16      	cmp	r3, #22
  402944:	d102      	bne.n	40294c <__sflush_r+0x130>
  402946:	f8c8 6000 	str.w	r6, [r8]
  40294a:	e7c3      	b.n	4028d4 <__sflush_r+0xb8>
  40294c:	89ab      	ldrh	r3, [r5, #12]
  40294e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402952:	81ab      	strh	r3, [r5, #12]
  402954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402958:	20400001 	.word	0x20400001

0040295c <_fflush_r>:
  40295c:	b538      	push	{r3, r4, r5, lr}
  40295e:	460d      	mov	r5, r1
  402960:	4604      	mov	r4, r0
  402962:	b108      	cbz	r0, 402968 <_fflush_r+0xc>
  402964:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402966:	b1bb      	cbz	r3, 402998 <_fflush_r+0x3c>
  402968:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40296c:	b188      	cbz	r0, 402992 <_fflush_r+0x36>
  40296e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  402970:	07db      	lsls	r3, r3, #31
  402972:	d401      	bmi.n	402978 <_fflush_r+0x1c>
  402974:	0581      	lsls	r1, r0, #22
  402976:	d517      	bpl.n	4029a8 <_fflush_r+0x4c>
  402978:	4620      	mov	r0, r4
  40297a:	4629      	mov	r1, r5
  40297c:	f7ff ff4e 	bl	40281c <__sflush_r>
  402980:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  402982:	07da      	lsls	r2, r3, #31
  402984:	4604      	mov	r4, r0
  402986:	d402      	bmi.n	40298e <_fflush_r+0x32>
  402988:	89ab      	ldrh	r3, [r5, #12]
  40298a:	059b      	lsls	r3, r3, #22
  40298c:	d507      	bpl.n	40299e <_fflush_r+0x42>
  40298e:	4620      	mov	r0, r4
  402990:	bd38      	pop	{r3, r4, r5, pc}
  402992:	4604      	mov	r4, r0
  402994:	4620      	mov	r0, r4
  402996:	bd38      	pop	{r3, r4, r5, pc}
  402998:	f000 f84a 	bl	402a30 <__sinit>
  40299c:	e7e4      	b.n	402968 <_fflush_r+0xc>
  40299e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4029a0:	f000 fd30 	bl	403404 <__retarget_lock_release_recursive>
  4029a4:	4620      	mov	r0, r4
  4029a6:	bd38      	pop	{r3, r4, r5, pc}
  4029a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4029aa:	f000 fd29 	bl	403400 <__retarget_lock_acquire_recursive>
  4029ae:	e7e3      	b.n	402978 <_fflush_r+0x1c>

004029b0 <fflush>:
  4029b0:	b120      	cbz	r0, 4029bc <fflush+0xc>
  4029b2:	4b05      	ldr	r3, [pc, #20]	; (4029c8 <fflush+0x18>)
  4029b4:	4601      	mov	r1, r0
  4029b6:	6818      	ldr	r0, [r3, #0]
  4029b8:	f7ff bfd0 	b.w	40295c <_fflush_r>
  4029bc:	4b03      	ldr	r3, [pc, #12]	; (4029cc <fflush+0x1c>)
  4029be:	4904      	ldr	r1, [pc, #16]	; (4029d0 <fflush+0x20>)
  4029c0:	6818      	ldr	r0, [r3, #0]
  4029c2:	f000 bcc1 	b.w	403348 <_fwalk_reent>
  4029c6:	bf00      	nop
  4029c8:	20400008 	.word	0x20400008
  4029cc:	00405308 	.word	0x00405308
  4029d0:	0040295d 	.word	0x0040295d

004029d4 <_cleanup_r>:
  4029d4:	4901      	ldr	r1, [pc, #4]	; (4029dc <_cleanup_r+0x8>)
  4029d6:	f000 bcb7 	b.w	403348 <_fwalk_reent>
  4029da:	bf00      	nop
  4029dc:	00404e59 	.word	0x00404e59

004029e0 <std.isra.0>:
  4029e0:	b510      	push	{r4, lr}
  4029e2:	2300      	movs	r3, #0
  4029e4:	4604      	mov	r4, r0
  4029e6:	8181      	strh	r1, [r0, #12]
  4029e8:	81c2      	strh	r2, [r0, #14]
  4029ea:	6003      	str	r3, [r0, #0]
  4029ec:	6043      	str	r3, [r0, #4]
  4029ee:	6083      	str	r3, [r0, #8]
  4029f0:	6643      	str	r3, [r0, #100]	; 0x64
  4029f2:	6103      	str	r3, [r0, #16]
  4029f4:	6143      	str	r3, [r0, #20]
  4029f6:	6183      	str	r3, [r0, #24]
  4029f8:	4619      	mov	r1, r3
  4029fa:	2208      	movs	r2, #8
  4029fc:	305c      	adds	r0, #92	; 0x5c
  4029fe:	f7fe f9a7 	bl	400d50 <memset>
  402a02:	4807      	ldr	r0, [pc, #28]	; (402a20 <std.isra.0+0x40>)
  402a04:	4907      	ldr	r1, [pc, #28]	; (402a24 <std.isra.0+0x44>)
  402a06:	4a08      	ldr	r2, [pc, #32]	; (402a28 <std.isra.0+0x48>)
  402a08:	4b08      	ldr	r3, [pc, #32]	; (402a2c <std.isra.0+0x4c>)
  402a0a:	6220      	str	r0, [r4, #32]
  402a0c:	61e4      	str	r4, [r4, #28]
  402a0e:	6261      	str	r1, [r4, #36]	; 0x24
  402a10:	62a2      	str	r2, [r4, #40]	; 0x28
  402a12:	62e3      	str	r3, [r4, #44]	; 0x2c
  402a14:	f104 0058 	add.w	r0, r4, #88	; 0x58
  402a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402a1c:	f000 bcec 	b.w	4033f8 <__retarget_lock_init_recursive>
  402a20:	004042b1 	.word	0x004042b1
  402a24:	004042d5 	.word	0x004042d5
  402a28:	00404311 	.word	0x00404311
  402a2c:	00404331 	.word	0x00404331

00402a30 <__sinit>:
  402a30:	b510      	push	{r4, lr}
  402a32:	4604      	mov	r4, r0
  402a34:	4812      	ldr	r0, [pc, #72]	; (402a80 <__sinit+0x50>)
  402a36:	f000 fce3 	bl	403400 <__retarget_lock_acquire_recursive>
  402a3a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402a3c:	b9d2      	cbnz	r2, 402a74 <__sinit+0x44>
  402a3e:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  402a42:	4810      	ldr	r0, [pc, #64]	; (402a84 <__sinit+0x54>)
  402a44:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  402a48:	2103      	movs	r1, #3
  402a4a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  402a4e:	63e0      	str	r0, [r4, #60]	; 0x3c
  402a50:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  402a54:	6860      	ldr	r0, [r4, #4]
  402a56:	2104      	movs	r1, #4
  402a58:	f7ff ffc2 	bl	4029e0 <std.isra.0>
  402a5c:	2201      	movs	r2, #1
  402a5e:	2109      	movs	r1, #9
  402a60:	68a0      	ldr	r0, [r4, #8]
  402a62:	f7ff ffbd 	bl	4029e0 <std.isra.0>
  402a66:	2202      	movs	r2, #2
  402a68:	2112      	movs	r1, #18
  402a6a:	68e0      	ldr	r0, [r4, #12]
  402a6c:	f7ff ffb8 	bl	4029e0 <std.isra.0>
  402a70:	2301      	movs	r3, #1
  402a72:	63a3      	str	r3, [r4, #56]	; 0x38
  402a74:	4802      	ldr	r0, [pc, #8]	; (402a80 <__sinit+0x50>)
  402a76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402a7a:	f000 bcc3 	b.w	403404 <__retarget_lock_release_recursive>
  402a7e:	bf00      	nop
  402a80:	20400a98 	.word	0x20400a98
  402a84:	004029d5 	.word	0x004029d5

00402a88 <__sfp_lock_acquire>:
  402a88:	4801      	ldr	r0, [pc, #4]	; (402a90 <__sfp_lock_acquire+0x8>)
  402a8a:	f000 bcb9 	b.w	403400 <__retarget_lock_acquire_recursive>
  402a8e:	bf00      	nop
  402a90:	20400aac 	.word	0x20400aac

00402a94 <__sfp_lock_release>:
  402a94:	4801      	ldr	r0, [pc, #4]	; (402a9c <__sfp_lock_release+0x8>)
  402a96:	f000 bcb5 	b.w	403404 <__retarget_lock_release_recursive>
  402a9a:	bf00      	nop
  402a9c:	20400aac 	.word	0x20400aac

00402aa0 <__libc_fini_array>:
  402aa0:	b538      	push	{r3, r4, r5, lr}
  402aa2:	4c0a      	ldr	r4, [pc, #40]	; (402acc <__libc_fini_array+0x2c>)
  402aa4:	4d0a      	ldr	r5, [pc, #40]	; (402ad0 <__libc_fini_array+0x30>)
  402aa6:	1b64      	subs	r4, r4, r5
  402aa8:	10a4      	asrs	r4, r4, #2
  402aaa:	d00a      	beq.n	402ac2 <__libc_fini_array+0x22>
  402aac:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402ab0:	3b01      	subs	r3, #1
  402ab2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402ab6:	3c01      	subs	r4, #1
  402ab8:	f855 3904 	ldr.w	r3, [r5], #-4
  402abc:	4798      	blx	r3
  402abe:	2c00      	cmp	r4, #0
  402ac0:	d1f9      	bne.n	402ab6 <__libc_fini_array+0x16>
  402ac2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402ac6:	f002 bcef 	b.w	4054a8 <_fini>
  402aca:	bf00      	nop
  402acc:	004054b8 	.word	0x004054b8
  402ad0:	004054b4 	.word	0x004054b4

00402ad4 <__fputwc>:
  402ad4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402ad8:	b082      	sub	sp, #8
  402ada:	4680      	mov	r8, r0
  402adc:	4689      	mov	r9, r1
  402ade:	4614      	mov	r4, r2
  402ae0:	f000 fc6a 	bl	4033b8 <__locale_mb_cur_max>
  402ae4:	2801      	cmp	r0, #1
  402ae6:	d036      	beq.n	402b56 <__fputwc+0x82>
  402ae8:	464a      	mov	r2, r9
  402aea:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402aee:	a901      	add	r1, sp, #4
  402af0:	4640      	mov	r0, r8
  402af2:	f002 f8ef 	bl	404cd4 <_wcrtomb_r>
  402af6:	1c42      	adds	r2, r0, #1
  402af8:	4606      	mov	r6, r0
  402afa:	d025      	beq.n	402b48 <__fputwc+0x74>
  402afc:	b3a8      	cbz	r0, 402b6a <__fputwc+0x96>
  402afe:	f89d e004 	ldrb.w	lr, [sp, #4]
  402b02:	2500      	movs	r5, #0
  402b04:	f10d 0a04 	add.w	sl, sp, #4
  402b08:	e009      	b.n	402b1e <__fputwc+0x4a>
  402b0a:	6823      	ldr	r3, [r4, #0]
  402b0c:	1c5a      	adds	r2, r3, #1
  402b0e:	6022      	str	r2, [r4, #0]
  402b10:	f883 e000 	strb.w	lr, [r3]
  402b14:	3501      	adds	r5, #1
  402b16:	42b5      	cmp	r5, r6
  402b18:	d227      	bcs.n	402b6a <__fputwc+0x96>
  402b1a:	f815 e00a 	ldrb.w	lr, [r5, sl]
  402b1e:	68a3      	ldr	r3, [r4, #8]
  402b20:	3b01      	subs	r3, #1
  402b22:	2b00      	cmp	r3, #0
  402b24:	60a3      	str	r3, [r4, #8]
  402b26:	daf0      	bge.n	402b0a <__fputwc+0x36>
  402b28:	69a7      	ldr	r7, [r4, #24]
  402b2a:	42bb      	cmp	r3, r7
  402b2c:	4671      	mov	r1, lr
  402b2e:	4622      	mov	r2, r4
  402b30:	4640      	mov	r0, r8
  402b32:	db02      	blt.n	402b3a <__fputwc+0x66>
  402b34:	f1be 0f0a 	cmp.w	lr, #10
  402b38:	d1e7      	bne.n	402b0a <__fputwc+0x36>
  402b3a:	f002 f873 	bl	404c24 <__swbuf_r>
  402b3e:	1c43      	adds	r3, r0, #1
  402b40:	d1e8      	bne.n	402b14 <__fputwc+0x40>
  402b42:	b002      	add	sp, #8
  402b44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b48:	89a3      	ldrh	r3, [r4, #12]
  402b4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402b4e:	81a3      	strh	r3, [r4, #12]
  402b50:	b002      	add	sp, #8
  402b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b56:	f109 33ff 	add.w	r3, r9, #4294967295
  402b5a:	2bfe      	cmp	r3, #254	; 0xfe
  402b5c:	d8c4      	bhi.n	402ae8 <__fputwc+0x14>
  402b5e:	fa5f fe89 	uxtb.w	lr, r9
  402b62:	4606      	mov	r6, r0
  402b64:	f88d e004 	strb.w	lr, [sp, #4]
  402b68:	e7cb      	b.n	402b02 <__fputwc+0x2e>
  402b6a:	4648      	mov	r0, r9
  402b6c:	b002      	add	sp, #8
  402b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402b72:	bf00      	nop

00402b74 <_fputwc_r>:
  402b74:	b530      	push	{r4, r5, lr}
  402b76:	6e53      	ldr	r3, [r2, #100]	; 0x64
  402b78:	f013 0f01 	tst.w	r3, #1
  402b7c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402b80:	4614      	mov	r4, r2
  402b82:	b083      	sub	sp, #12
  402b84:	4605      	mov	r5, r0
  402b86:	b29a      	uxth	r2, r3
  402b88:	d101      	bne.n	402b8e <_fputwc_r+0x1a>
  402b8a:	0590      	lsls	r0, r2, #22
  402b8c:	d51c      	bpl.n	402bc8 <_fputwc_r+0x54>
  402b8e:	0490      	lsls	r0, r2, #18
  402b90:	d406      	bmi.n	402ba0 <_fputwc_r+0x2c>
  402b92:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402b94:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402b98:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402b9c:	81a3      	strh	r3, [r4, #12]
  402b9e:	6662      	str	r2, [r4, #100]	; 0x64
  402ba0:	4628      	mov	r0, r5
  402ba2:	4622      	mov	r2, r4
  402ba4:	f7ff ff96 	bl	402ad4 <__fputwc>
  402ba8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402baa:	07da      	lsls	r2, r3, #31
  402bac:	4605      	mov	r5, r0
  402bae:	d402      	bmi.n	402bb6 <_fputwc_r+0x42>
  402bb0:	89a3      	ldrh	r3, [r4, #12]
  402bb2:	059b      	lsls	r3, r3, #22
  402bb4:	d502      	bpl.n	402bbc <_fputwc_r+0x48>
  402bb6:	4628      	mov	r0, r5
  402bb8:	b003      	add	sp, #12
  402bba:	bd30      	pop	{r4, r5, pc}
  402bbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402bbe:	f000 fc21 	bl	403404 <__retarget_lock_release_recursive>
  402bc2:	4628      	mov	r0, r5
  402bc4:	b003      	add	sp, #12
  402bc6:	bd30      	pop	{r4, r5, pc}
  402bc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402bca:	9101      	str	r1, [sp, #4]
  402bcc:	f000 fc18 	bl	403400 <__retarget_lock_acquire_recursive>
  402bd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402bd4:	9901      	ldr	r1, [sp, #4]
  402bd6:	b29a      	uxth	r2, r3
  402bd8:	e7d9      	b.n	402b8e <_fputwc_r+0x1a>
  402bda:	bf00      	nop

00402bdc <_fread_r>:
  402bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402be0:	b085      	sub	sp, #20
  402be2:	fb02 f703 	mul.w	r7, r2, r3
  402be6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  402be8:	2f00      	cmp	r7, #0
  402bea:	d050      	beq.n	402c8e <_fread_r+0xb2>
  402bec:	4606      	mov	r6, r0
  402bee:	460d      	mov	r5, r1
  402bf0:	9301      	str	r3, [sp, #4]
  402bf2:	9202      	str	r2, [sp, #8]
  402bf4:	b118      	cbz	r0, 402bfe <_fread_r+0x22>
  402bf6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402bf8:	2b00      	cmp	r3, #0
  402bfa:	f000 80be 	beq.w	402d7a <_fread_r+0x19e>
  402bfe:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402c00:	f013 0f01 	tst.w	r3, #1
  402c04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c08:	b29a      	uxth	r2, r3
  402c0a:	d102      	bne.n	402c12 <_fread_r+0x36>
  402c0c:	0590      	lsls	r0, r2, #22
  402c0e:	f140 80b7 	bpl.w	402d80 <_fread_r+0x1a4>
  402c12:	0491      	lsls	r1, r2, #18
  402c14:	d407      	bmi.n	402c26 <_fread_r+0x4a>
  402c16:	6e62      	ldr	r2, [r4, #100]	; 0x64
  402c18:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402c1c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  402c20:	81a3      	strh	r3, [r4, #12]
  402c22:	b29a      	uxth	r2, r3
  402c24:	6661      	str	r1, [r4, #100]	; 0x64
  402c26:	f8d4 9004 	ldr.w	r9, [r4, #4]
  402c2a:	f1b9 0f00 	cmp.w	r9, #0
  402c2e:	db49      	blt.n	402cc4 <_fread_r+0xe8>
  402c30:	0792      	lsls	r2, r2, #30
  402c32:	464b      	mov	r3, r9
  402c34:	d44c      	bmi.n	402cd0 <_fread_r+0xf4>
  402c36:	46b0      	mov	r8, r6
  402c38:	46ba      	mov	sl, r7
  402c3a:	464e      	mov	r6, r9
  402c3c:	e00e      	b.n	402c5c <_fread_r+0x80>
  402c3e:	6821      	ldr	r1, [r4, #0]
  402c40:	f000 ffa6 	bl	403b90 <memcpy>
  402c44:	6823      	ldr	r3, [r4, #0]
  402c46:	4433      	add	r3, r6
  402c48:	6023      	str	r3, [r4, #0]
  402c4a:	4621      	mov	r1, r4
  402c4c:	4640      	mov	r0, r8
  402c4e:	4435      	add	r5, r6
  402c50:	ebaa 0a06 	sub.w	sl, sl, r6
  402c54:	f001 fa56 	bl	404104 <__srefill_r>
  402c58:	bb10      	cbnz	r0, 402ca0 <_fread_r+0xc4>
  402c5a:	6866      	ldr	r6, [r4, #4]
  402c5c:	45b2      	cmp	sl, r6
  402c5e:	4632      	mov	r2, r6
  402c60:	4628      	mov	r0, r5
  402c62:	d8ec      	bhi.n	402c3e <_fread_r+0x62>
  402c64:	4652      	mov	r2, sl
  402c66:	6821      	ldr	r1, [r4, #0]
  402c68:	f000 ff92 	bl	403b90 <memcpy>
  402c6c:	6862      	ldr	r2, [r4, #4]
  402c6e:	6823      	ldr	r3, [r4, #0]
  402c70:	eba2 020a 	sub.w	r2, r2, sl
  402c74:	4453      	add	r3, sl
  402c76:	6062      	str	r2, [r4, #4]
  402c78:	6023      	str	r3, [r4, #0]
  402c7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402c7c:	07da      	lsls	r2, r3, #31
  402c7e:	d40a      	bmi.n	402c96 <_fread_r+0xba>
  402c80:	89a3      	ldrh	r3, [r4, #12]
  402c82:	059b      	lsls	r3, r3, #22
  402c84:	d407      	bmi.n	402c96 <_fread_r+0xba>
  402c86:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402c88:	f000 fbbc 	bl	403404 <__retarget_lock_release_recursive>
  402c8c:	9f01      	ldr	r7, [sp, #4]
  402c8e:	4638      	mov	r0, r7
  402c90:	b005      	add	sp, #20
  402c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c96:	9f01      	ldr	r7, [sp, #4]
  402c98:	4638      	mov	r0, r7
  402c9a:	b005      	add	sp, #20
  402c9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ca0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402ca2:	07d8      	lsls	r0, r3, #31
  402ca4:	d405      	bmi.n	402cb2 <_fread_r+0xd6>
  402ca6:	89a3      	ldrh	r3, [r4, #12]
  402ca8:	0599      	lsls	r1, r3, #22
  402caa:	d402      	bmi.n	402cb2 <_fread_r+0xd6>
  402cac:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402cae:	f000 fba9 	bl	403404 <__retarget_lock_release_recursive>
  402cb2:	9b02      	ldr	r3, [sp, #8]
  402cb4:	eba7 070a 	sub.w	r7, r7, sl
  402cb8:	fbb7 f7f3 	udiv	r7, r7, r3
  402cbc:	4638      	mov	r0, r7
  402cbe:	b005      	add	sp, #20
  402cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402cc4:	2100      	movs	r1, #0
  402cc6:	0792      	lsls	r2, r2, #30
  402cc8:	460b      	mov	r3, r1
  402cca:	6061      	str	r1, [r4, #4]
  402ccc:	4689      	mov	r9, r1
  402cce:	d5b2      	bpl.n	402c36 <_fread_r+0x5a>
  402cd0:	42bb      	cmp	r3, r7
  402cd2:	bf28      	it	cs
  402cd4:	463b      	movcs	r3, r7
  402cd6:	461a      	mov	r2, r3
  402cd8:	6821      	ldr	r1, [r4, #0]
  402cda:	9303      	str	r3, [sp, #12]
  402cdc:	4628      	mov	r0, r5
  402cde:	f000 ff57 	bl	403b90 <memcpy>
  402ce2:	e894 0005 	ldmia.w	r4, {r0, r2}
  402ce6:	9b03      	ldr	r3, [sp, #12]
  402ce8:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402cea:	eb00 0903 	add.w	r9, r0, r3
  402cee:	1ad2      	subs	r2, r2, r3
  402cf0:	f8c4 9000 	str.w	r9, [r4]
  402cf4:	6062      	str	r2, [r4, #4]
  402cf6:	eba7 0803 	sub.w	r8, r7, r3
  402cfa:	2900      	cmp	r1, #0
  402cfc:	d04b      	beq.n	402d96 <_fread_r+0x1ba>
  402cfe:	f1b8 0f00 	cmp.w	r8, #0
  402d02:	d0ba      	beq.n	402c7a <_fread_r+0x9e>
  402d04:	f104 0040 	add.w	r0, r4, #64	; 0x40
  402d08:	4281      	cmp	r1, r0
  402d0a:	d005      	beq.n	402d18 <_fread_r+0x13c>
  402d0c:	4630      	mov	r0, r6
  402d0e:	f000 f897 	bl	402e40 <_free_r>
  402d12:	f8d4 9000 	ldr.w	r9, [r4]
  402d16:	9b03      	ldr	r3, [sp, #12]
  402d18:	2100      	movs	r1, #0
  402d1a:	6321      	str	r1, [r4, #48]	; 0x30
  402d1c:	463a      	mov	r2, r7
  402d1e:	441d      	add	r5, r3
  402d20:	4633      	mov	r3, r6
  402d22:	464f      	mov	r7, r9
  402d24:	4646      	mov	r6, r8
  402d26:	f8d4 b010 	ldr.w	fp, [r4, #16]
  402d2a:	f8d4 a014 	ldr.w	sl, [r4, #20]
  402d2e:	4698      	mov	r8, r3
  402d30:	4691      	mov	r9, r2
  402d32:	e001      	b.n	402d38 <_fread_r+0x15c>
  402d34:	2e00      	cmp	r6, #0
  402d36:	d0a0      	beq.n	402c7a <_fread_r+0x9e>
  402d38:	6125      	str	r5, [r4, #16]
  402d3a:	6166      	str	r6, [r4, #20]
  402d3c:	6025      	str	r5, [r4, #0]
  402d3e:	4621      	mov	r1, r4
  402d40:	4640      	mov	r0, r8
  402d42:	f001 f9df 	bl	404104 <__srefill_r>
  402d46:	6863      	ldr	r3, [r4, #4]
  402d48:	f8c4 b010 	str.w	fp, [r4, #16]
  402d4c:	1af6      	subs	r6, r6, r3
  402d4e:	441d      	add	r5, r3
  402d50:	2300      	movs	r3, #0
  402d52:	f8c4 a014 	str.w	sl, [r4, #20]
  402d56:	6027      	str	r7, [r4, #0]
  402d58:	6063      	str	r3, [r4, #4]
  402d5a:	2800      	cmp	r0, #0
  402d5c:	d0ea      	beq.n	402d34 <_fread_r+0x158>
  402d5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402d60:	46b0      	mov	r8, r6
  402d62:	07de      	lsls	r6, r3, #31
  402d64:	464f      	mov	r7, r9
  402d66:	d402      	bmi.n	402d6e <_fread_r+0x192>
  402d68:	89a3      	ldrh	r3, [r4, #12]
  402d6a:	059d      	lsls	r5, r3, #22
  402d6c:	d50f      	bpl.n	402d8e <_fread_r+0x1b2>
  402d6e:	eba7 0708 	sub.w	r7, r7, r8
  402d72:	9b02      	ldr	r3, [sp, #8]
  402d74:	fbb7 f7f3 	udiv	r7, r7, r3
  402d78:	e789      	b.n	402c8e <_fread_r+0xb2>
  402d7a:	f7ff fe59 	bl	402a30 <__sinit>
  402d7e:	e73e      	b.n	402bfe <_fread_r+0x22>
  402d80:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402d82:	f000 fb3d 	bl	403400 <__retarget_lock_acquire_recursive>
  402d86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d8a:	b29a      	uxth	r2, r3
  402d8c:	e741      	b.n	402c12 <_fread_r+0x36>
  402d8e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402d90:	f000 fb38 	bl	403404 <__retarget_lock_release_recursive>
  402d94:	e7eb      	b.n	402d6e <_fread_r+0x192>
  402d96:	f1b8 0f00 	cmp.w	r8, #0
  402d9a:	d1bf      	bne.n	402d1c <_fread_r+0x140>
  402d9c:	e76d      	b.n	402c7a <_fread_r+0x9e>
  402d9e:	bf00      	nop

00402da0 <_malloc_trim_r>:
  402da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402da2:	4f24      	ldr	r7, [pc, #144]	; (402e34 <_malloc_trim_r+0x94>)
  402da4:	460c      	mov	r4, r1
  402da6:	4606      	mov	r6, r0
  402da8:	f000 fff0 	bl	403d8c <__malloc_lock>
  402dac:	68bb      	ldr	r3, [r7, #8]
  402dae:	685d      	ldr	r5, [r3, #4]
  402db0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402db4:	310f      	adds	r1, #15
  402db6:	f025 0503 	bic.w	r5, r5, #3
  402dba:	4429      	add	r1, r5
  402dbc:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402dc0:	f021 010f 	bic.w	r1, r1, #15
  402dc4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402dc8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402dcc:	db07      	blt.n	402dde <_malloc_trim_r+0x3e>
  402dce:	2100      	movs	r1, #0
  402dd0:	4630      	mov	r0, r6
  402dd2:	f001 fa21 	bl	404218 <_sbrk_r>
  402dd6:	68bb      	ldr	r3, [r7, #8]
  402dd8:	442b      	add	r3, r5
  402dda:	4298      	cmp	r0, r3
  402ddc:	d004      	beq.n	402de8 <_malloc_trim_r+0x48>
  402dde:	4630      	mov	r0, r6
  402de0:	f000 ffda 	bl	403d98 <__malloc_unlock>
  402de4:	2000      	movs	r0, #0
  402de6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402de8:	4261      	negs	r1, r4
  402dea:	4630      	mov	r0, r6
  402dec:	f001 fa14 	bl	404218 <_sbrk_r>
  402df0:	3001      	adds	r0, #1
  402df2:	d00d      	beq.n	402e10 <_malloc_trim_r+0x70>
  402df4:	4b10      	ldr	r3, [pc, #64]	; (402e38 <_malloc_trim_r+0x98>)
  402df6:	68ba      	ldr	r2, [r7, #8]
  402df8:	6819      	ldr	r1, [r3, #0]
  402dfa:	1b2d      	subs	r5, r5, r4
  402dfc:	f045 0501 	orr.w	r5, r5, #1
  402e00:	4630      	mov	r0, r6
  402e02:	1b09      	subs	r1, r1, r4
  402e04:	6055      	str	r5, [r2, #4]
  402e06:	6019      	str	r1, [r3, #0]
  402e08:	f000 ffc6 	bl	403d98 <__malloc_unlock>
  402e0c:	2001      	movs	r0, #1
  402e0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402e10:	2100      	movs	r1, #0
  402e12:	4630      	mov	r0, r6
  402e14:	f001 fa00 	bl	404218 <_sbrk_r>
  402e18:	68ba      	ldr	r2, [r7, #8]
  402e1a:	1a83      	subs	r3, r0, r2
  402e1c:	2b0f      	cmp	r3, #15
  402e1e:	ddde      	ble.n	402dde <_malloc_trim_r+0x3e>
  402e20:	4c06      	ldr	r4, [pc, #24]	; (402e3c <_malloc_trim_r+0x9c>)
  402e22:	4905      	ldr	r1, [pc, #20]	; (402e38 <_malloc_trim_r+0x98>)
  402e24:	6824      	ldr	r4, [r4, #0]
  402e26:	f043 0301 	orr.w	r3, r3, #1
  402e2a:	1b00      	subs	r0, r0, r4
  402e2c:	6053      	str	r3, [r2, #4]
  402e2e:	6008      	str	r0, [r1, #0]
  402e30:	e7d5      	b.n	402dde <_malloc_trim_r+0x3e>
  402e32:	bf00      	nop
  402e34:	204005a8 	.word	0x204005a8
  402e38:	20400a4c 	.word	0x20400a4c
  402e3c:	204009b0 	.word	0x204009b0

00402e40 <_free_r>:
  402e40:	2900      	cmp	r1, #0
  402e42:	d044      	beq.n	402ece <_free_r+0x8e>
  402e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402e48:	460d      	mov	r5, r1
  402e4a:	4680      	mov	r8, r0
  402e4c:	f000 ff9e 	bl	403d8c <__malloc_lock>
  402e50:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402e54:	4969      	ldr	r1, [pc, #420]	; (402ffc <_free_r+0x1bc>)
  402e56:	f027 0301 	bic.w	r3, r7, #1
  402e5a:	f1a5 0408 	sub.w	r4, r5, #8
  402e5e:	18e2      	adds	r2, r4, r3
  402e60:	688e      	ldr	r6, [r1, #8]
  402e62:	6850      	ldr	r0, [r2, #4]
  402e64:	42b2      	cmp	r2, r6
  402e66:	f020 0003 	bic.w	r0, r0, #3
  402e6a:	d05e      	beq.n	402f2a <_free_r+0xea>
  402e6c:	07fe      	lsls	r6, r7, #31
  402e6e:	6050      	str	r0, [r2, #4]
  402e70:	d40b      	bmi.n	402e8a <_free_r+0x4a>
  402e72:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402e76:	1be4      	subs	r4, r4, r7
  402e78:	f101 0e08 	add.w	lr, r1, #8
  402e7c:	68a5      	ldr	r5, [r4, #8]
  402e7e:	4575      	cmp	r5, lr
  402e80:	443b      	add	r3, r7
  402e82:	d06d      	beq.n	402f60 <_free_r+0x120>
  402e84:	68e7      	ldr	r7, [r4, #12]
  402e86:	60ef      	str	r7, [r5, #12]
  402e88:	60bd      	str	r5, [r7, #8]
  402e8a:	1815      	adds	r5, r2, r0
  402e8c:	686d      	ldr	r5, [r5, #4]
  402e8e:	07ed      	lsls	r5, r5, #31
  402e90:	d53e      	bpl.n	402f10 <_free_r+0xd0>
  402e92:	f043 0201 	orr.w	r2, r3, #1
  402e96:	6062      	str	r2, [r4, #4]
  402e98:	50e3      	str	r3, [r4, r3]
  402e9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402e9e:	d217      	bcs.n	402ed0 <_free_r+0x90>
  402ea0:	08db      	lsrs	r3, r3, #3
  402ea2:	1c58      	adds	r0, r3, #1
  402ea4:	109a      	asrs	r2, r3, #2
  402ea6:	684d      	ldr	r5, [r1, #4]
  402ea8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402eac:	60a7      	str	r7, [r4, #8]
  402eae:	2301      	movs	r3, #1
  402eb0:	4093      	lsls	r3, r2
  402eb2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402eb6:	432b      	orrs	r3, r5
  402eb8:	3a08      	subs	r2, #8
  402eba:	60e2      	str	r2, [r4, #12]
  402ebc:	604b      	str	r3, [r1, #4]
  402ebe:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402ec2:	60fc      	str	r4, [r7, #12]
  402ec4:	4640      	mov	r0, r8
  402ec6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402eca:	f000 bf65 	b.w	403d98 <__malloc_unlock>
  402ece:	4770      	bx	lr
  402ed0:	0a5a      	lsrs	r2, r3, #9
  402ed2:	2a04      	cmp	r2, #4
  402ed4:	d852      	bhi.n	402f7c <_free_r+0x13c>
  402ed6:	099a      	lsrs	r2, r3, #6
  402ed8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402edc:	00ff      	lsls	r7, r7, #3
  402ede:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402ee2:	19c8      	adds	r0, r1, r7
  402ee4:	59ca      	ldr	r2, [r1, r7]
  402ee6:	3808      	subs	r0, #8
  402ee8:	4290      	cmp	r0, r2
  402eea:	d04f      	beq.n	402f8c <_free_r+0x14c>
  402eec:	6851      	ldr	r1, [r2, #4]
  402eee:	f021 0103 	bic.w	r1, r1, #3
  402ef2:	428b      	cmp	r3, r1
  402ef4:	d232      	bcs.n	402f5c <_free_r+0x11c>
  402ef6:	6892      	ldr	r2, [r2, #8]
  402ef8:	4290      	cmp	r0, r2
  402efa:	d1f7      	bne.n	402eec <_free_r+0xac>
  402efc:	68c3      	ldr	r3, [r0, #12]
  402efe:	60a0      	str	r0, [r4, #8]
  402f00:	60e3      	str	r3, [r4, #12]
  402f02:	609c      	str	r4, [r3, #8]
  402f04:	60c4      	str	r4, [r0, #12]
  402f06:	4640      	mov	r0, r8
  402f08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402f0c:	f000 bf44 	b.w	403d98 <__malloc_unlock>
  402f10:	6895      	ldr	r5, [r2, #8]
  402f12:	4f3b      	ldr	r7, [pc, #236]	; (403000 <_free_r+0x1c0>)
  402f14:	42bd      	cmp	r5, r7
  402f16:	4403      	add	r3, r0
  402f18:	d040      	beq.n	402f9c <_free_r+0x15c>
  402f1a:	68d0      	ldr	r0, [r2, #12]
  402f1c:	60e8      	str	r0, [r5, #12]
  402f1e:	f043 0201 	orr.w	r2, r3, #1
  402f22:	6085      	str	r5, [r0, #8]
  402f24:	6062      	str	r2, [r4, #4]
  402f26:	50e3      	str	r3, [r4, r3]
  402f28:	e7b7      	b.n	402e9a <_free_r+0x5a>
  402f2a:	07ff      	lsls	r7, r7, #31
  402f2c:	4403      	add	r3, r0
  402f2e:	d407      	bmi.n	402f40 <_free_r+0x100>
  402f30:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402f34:	1aa4      	subs	r4, r4, r2
  402f36:	4413      	add	r3, r2
  402f38:	68a0      	ldr	r0, [r4, #8]
  402f3a:	68e2      	ldr	r2, [r4, #12]
  402f3c:	60c2      	str	r2, [r0, #12]
  402f3e:	6090      	str	r0, [r2, #8]
  402f40:	4a30      	ldr	r2, [pc, #192]	; (403004 <_free_r+0x1c4>)
  402f42:	6812      	ldr	r2, [r2, #0]
  402f44:	f043 0001 	orr.w	r0, r3, #1
  402f48:	4293      	cmp	r3, r2
  402f4a:	6060      	str	r0, [r4, #4]
  402f4c:	608c      	str	r4, [r1, #8]
  402f4e:	d3b9      	bcc.n	402ec4 <_free_r+0x84>
  402f50:	4b2d      	ldr	r3, [pc, #180]	; (403008 <_free_r+0x1c8>)
  402f52:	4640      	mov	r0, r8
  402f54:	6819      	ldr	r1, [r3, #0]
  402f56:	f7ff ff23 	bl	402da0 <_malloc_trim_r>
  402f5a:	e7b3      	b.n	402ec4 <_free_r+0x84>
  402f5c:	4610      	mov	r0, r2
  402f5e:	e7cd      	b.n	402efc <_free_r+0xbc>
  402f60:	1811      	adds	r1, r2, r0
  402f62:	6849      	ldr	r1, [r1, #4]
  402f64:	07c9      	lsls	r1, r1, #31
  402f66:	d444      	bmi.n	402ff2 <_free_r+0x1b2>
  402f68:	6891      	ldr	r1, [r2, #8]
  402f6a:	68d2      	ldr	r2, [r2, #12]
  402f6c:	60ca      	str	r2, [r1, #12]
  402f6e:	4403      	add	r3, r0
  402f70:	f043 0001 	orr.w	r0, r3, #1
  402f74:	6091      	str	r1, [r2, #8]
  402f76:	6060      	str	r0, [r4, #4]
  402f78:	50e3      	str	r3, [r4, r3]
  402f7a:	e7a3      	b.n	402ec4 <_free_r+0x84>
  402f7c:	2a14      	cmp	r2, #20
  402f7e:	d816      	bhi.n	402fae <_free_r+0x16e>
  402f80:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402f84:	00ff      	lsls	r7, r7, #3
  402f86:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402f8a:	e7aa      	b.n	402ee2 <_free_r+0xa2>
  402f8c:	10aa      	asrs	r2, r5, #2
  402f8e:	2301      	movs	r3, #1
  402f90:	684d      	ldr	r5, [r1, #4]
  402f92:	4093      	lsls	r3, r2
  402f94:	432b      	orrs	r3, r5
  402f96:	604b      	str	r3, [r1, #4]
  402f98:	4603      	mov	r3, r0
  402f9a:	e7b0      	b.n	402efe <_free_r+0xbe>
  402f9c:	f043 0201 	orr.w	r2, r3, #1
  402fa0:	614c      	str	r4, [r1, #20]
  402fa2:	610c      	str	r4, [r1, #16]
  402fa4:	60e5      	str	r5, [r4, #12]
  402fa6:	60a5      	str	r5, [r4, #8]
  402fa8:	6062      	str	r2, [r4, #4]
  402faa:	50e3      	str	r3, [r4, r3]
  402fac:	e78a      	b.n	402ec4 <_free_r+0x84>
  402fae:	2a54      	cmp	r2, #84	; 0x54
  402fb0:	d806      	bhi.n	402fc0 <_free_r+0x180>
  402fb2:	0b1a      	lsrs	r2, r3, #12
  402fb4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402fb8:	00ff      	lsls	r7, r7, #3
  402fba:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402fbe:	e790      	b.n	402ee2 <_free_r+0xa2>
  402fc0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402fc4:	d806      	bhi.n	402fd4 <_free_r+0x194>
  402fc6:	0bda      	lsrs	r2, r3, #15
  402fc8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402fcc:	00ff      	lsls	r7, r7, #3
  402fce:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402fd2:	e786      	b.n	402ee2 <_free_r+0xa2>
  402fd4:	f240 5054 	movw	r0, #1364	; 0x554
  402fd8:	4282      	cmp	r2, r0
  402fda:	d806      	bhi.n	402fea <_free_r+0x1aa>
  402fdc:	0c9a      	lsrs	r2, r3, #18
  402fde:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402fe2:	00ff      	lsls	r7, r7, #3
  402fe4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402fe8:	e77b      	b.n	402ee2 <_free_r+0xa2>
  402fea:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402fee:	257e      	movs	r5, #126	; 0x7e
  402ff0:	e777      	b.n	402ee2 <_free_r+0xa2>
  402ff2:	f043 0101 	orr.w	r1, r3, #1
  402ff6:	6061      	str	r1, [r4, #4]
  402ff8:	6013      	str	r3, [r2, #0]
  402ffa:	e763      	b.n	402ec4 <_free_r+0x84>
  402ffc:	204005a8 	.word	0x204005a8
  403000:	204005b0 	.word	0x204005b0
  403004:	204009b4 	.word	0x204009b4
  403008:	20400a7c 	.word	0x20400a7c

0040300c <__sfvwrite_r>:
  40300c:	6893      	ldr	r3, [r2, #8]
  40300e:	2b00      	cmp	r3, #0
  403010:	d073      	beq.n	4030fa <__sfvwrite_r+0xee>
  403012:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403016:	898b      	ldrh	r3, [r1, #12]
  403018:	b083      	sub	sp, #12
  40301a:	460c      	mov	r4, r1
  40301c:	0719      	lsls	r1, r3, #28
  40301e:	9000      	str	r0, [sp, #0]
  403020:	4616      	mov	r6, r2
  403022:	d526      	bpl.n	403072 <__sfvwrite_r+0x66>
  403024:	6922      	ldr	r2, [r4, #16]
  403026:	b322      	cbz	r2, 403072 <__sfvwrite_r+0x66>
  403028:	f013 0002 	ands.w	r0, r3, #2
  40302c:	6835      	ldr	r5, [r6, #0]
  40302e:	d02c      	beq.n	40308a <__sfvwrite_r+0x7e>
  403030:	f04f 0900 	mov.w	r9, #0
  403034:	4fb0      	ldr	r7, [pc, #704]	; (4032f8 <__sfvwrite_r+0x2ec>)
  403036:	46c8      	mov	r8, r9
  403038:	46b2      	mov	sl, r6
  40303a:	45b8      	cmp	r8, r7
  40303c:	4643      	mov	r3, r8
  40303e:	464a      	mov	r2, r9
  403040:	bf28      	it	cs
  403042:	463b      	movcs	r3, r7
  403044:	9800      	ldr	r0, [sp, #0]
  403046:	f1b8 0f00 	cmp.w	r8, #0
  40304a:	d050      	beq.n	4030ee <__sfvwrite_r+0xe2>
  40304c:	69e1      	ldr	r1, [r4, #28]
  40304e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403050:	47b0      	blx	r6
  403052:	2800      	cmp	r0, #0
  403054:	dd58      	ble.n	403108 <__sfvwrite_r+0xfc>
  403056:	f8da 3008 	ldr.w	r3, [sl, #8]
  40305a:	1a1b      	subs	r3, r3, r0
  40305c:	4481      	add	r9, r0
  40305e:	eba8 0800 	sub.w	r8, r8, r0
  403062:	f8ca 3008 	str.w	r3, [sl, #8]
  403066:	2b00      	cmp	r3, #0
  403068:	d1e7      	bne.n	40303a <__sfvwrite_r+0x2e>
  40306a:	2000      	movs	r0, #0
  40306c:	b003      	add	sp, #12
  40306e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403072:	4621      	mov	r1, r4
  403074:	9800      	ldr	r0, [sp, #0]
  403076:	f7ff fb5d 	bl	402734 <__swsetup_r>
  40307a:	2800      	cmp	r0, #0
  40307c:	f040 8133 	bne.w	4032e6 <__sfvwrite_r+0x2da>
  403080:	89a3      	ldrh	r3, [r4, #12]
  403082:	6835      	ldr	r5, [r6, #0]
  403084:	f013 0002 	ands.w	r0, r3, #2
  403088:	d1d2      	bne.n	403030 <__sfvwrite_r+0x24>
  40308a:	f013 0901 	ands.w	r9, r3, #1
  40308e:	d145      	bne.n	40311c <__sfvwrite_r+0x110>
  403090:	464f      	mov	r7, r9
  403092:	9601      	str	r6, [sp, #4]
  403094:	b337      	cbz	r7, 4030e4 <__sfvwrite_r+0xd8>
  403096:	059a      	lsls	r2, r3, #22
  403098:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40309c:	f140 8083 	bpl.w	4031a6 <__sfvwrite_r+0x19a>
  4030a0:	4547      	cmp	r7, r8
  4030a2:	46c3      	mov	fp, r8
  4030a4:	f0c0 80ab 	bcc.w	4031fe <__sfvwrite_r+0x1f2>
  4030a8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4030ac:	f040 80ac 	bne.w	403208 <__sfvwrite_r+0x1fc>
  4030b0:	6820      	ldr	r0, [r4, #0]
  4030b2:	46ba      	mov	sl, r7
  4030b4:	465a      	mov	r2, fp
  4030b6:	4649      	mov	r1, r9
  4030b8:	f000 fe04 	bl	403cc4 <memmove>
  4030bc:	68a2      	ldr	r2, [r4, #8]
  4030be:	6823      	ldr	r3, [r4, #0]
  4030c0:	eba2 0208 	sub.w	r2, r2, r8
  4030c4:	445b      	add	r3, fp
  4030c6:	60a2      	str	r2, [r4, #8]
  4030c8:	6023      	str	r3, [r4, #0]
  4030ca:	9a01      	ldr	r2, [sp, #4]
  4030cc:	6893      	ldr	r3, [r2, #8]
  4030ce:	eba3 030a 	sub.w	r3, r3, sl
  4030d2:	44d1      	add	r9, sl
  4030d4:	eba7 070a 	sub.w	r7, r7, sl
  4030d8:	6093      	str	r3, [r2, #8]
  4030da:	2b00      	cmp	r3, #0
  4030dc:	d0c5      	beq.n	40306a <__sfvwrite_r+0x5e>
  4030de:	89a3      	ldrh	r3, [r4, #12]
  4030e0:	2f00      	cmp	r7, #0
  4030e2:	d1d8      	bne.n	403096 <__sfvwrite_r+0x8a>
  4030e4:	f8d5 9000 	ldr.w	r9, [r5]
  4030e8:	686f      	ldr	r7, [r5, #4]
  4030ea:	3508      	adds	r5, #8
  4030ec:	e7d2      	b.n	403094 <__sfvwrite_r+0x88>
  4030ee:	f8d5 9000 	ldr.w	r9, [r5]
  4030f2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4030f6:	3508      	adds	r5, #8
  4030f8:	e79f      	b.n	40303a <__sfvwrite_r+0x2e>
  4030fa:	2000      	movs	r0, #0
  4030fc:	4770      	bx	lr
  4030fe:	4621      	mov	r1, r4
  403100:	9800      	ldr	r0, [sp, #0]
  403102:	f7ff fc2b 	bl	40295c <_fflush_r>
  403106:	b370      	cbz	r0, 403166 <__sfvwrite_r+0x15a>
  403108:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40310c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403110:	f04f 30ff 	mov.w	r0, #4294967295
  403114:	81a3      	strh	r3, [r4, #12]
  403116:	b003      	add	sp, #12
  403118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40311c:	4681      	mov	r9, r0
  40311e:	4633      	mov	r3, r6
  403120:	464e      	mov	r6, r9
  403122:	46a8      	mov	r8, r5
  403124:	469a      	mov	sl, r3
  403126:	464d      	mov	r5, r9
  403128:	b34e      	cbz	r6, 40317e <__sfvwrite_r+0x172>
  40312a:	b380      	cbz	r0, 40318e <__sfvwrite_r+0x182>
  40312c:	6820      	ldr	r0, [r4, #0]
  40312e:	6923      	ldr	r3, [r4, #16]
  403130:	6962      	ldr	r2, [r4, #20]
  403132:	45b1      	cmp	r9, r6
  403134:	46cb      	mov	fp, r9
  403136:	bf28      	it	cs
  403138:	46b3      	movcs	fp, r6
  40313a:	4298      	cmp	r0, r3
  40313c:	465f      	mov	r7, fp
  40313e:	d904      	bls.n	40314a <__sfvwrite_r+0x13e>
  403140:	68a3      	ldr	r3, [r4, #8]
  403142:	4413      	add	r3, r2
  403144:	459b      	cmp	fp, r3
  403146:	f300 80a6 	bgt.w	403296 <__sfvwrite_r+0x28a>
  40314a:	4593      	cmp	fp, r2
  40314c:	db4b      	blt.n	4031e6 <__sfvwrite_r+0x1da>
  40314e:	4613      	mov	r3, r2
  403150:	6a67      	ldr	r7, [r4, #36]	; 0x24
  403152:	69e1      	ldr	r1, [r4, #28]
  403154:	9800      	ldr	r0, [sp, #0]
  403156:	462a      	mov	r2, r5
  403158:	47b8      	blx	r7
  40315a:	1e07      	subs	r7, r0, #0
  40315c:	ddd4      	ble.n	403108 <__sfvwrite_r+0xfc>
  40315e:	ebb9 0907 	subs.w	r9, r9, r7
  403162:	d0cc      	beq.n	4030fe <__sfvwrite_r+0xf2>
  403164:	2001      	movs	r0, #1
  403166:	f8da 3008 	ldr.w	r3, [sl, #8]
  40316a:	1bdb      	subs	r3, r3, r7
  40316c:	443d      	add	r5, r7
  40316e:	1bf6      	subs	r6, r6, r7
  403170:	f8ca 3008 	str.w	r3, [sl, #8]
  403174:	2b00      	cmp	r3, #0
  403176:	f43f af78 	beq.w	40306a <__sfvwrite_r+0x5e>
  40317a:	2e00      	cmp	r6, #0
  40317c:	d1d5      	bne.n	40312a <__sfvwrite_r+0x11e>
  40317e:	f108 0308 	add.w	r3, r8, #8
  403182:	e913 0060 	ldmdb	r3, {r5, r6}
  403186:	4698      	mov	r8, r3
  403188:	3308      	adds	r3, #8
  40318a:	2e00      	cmp	r6, #0
  40318c:	d0f9      	beq.n	403182 <__sfvwrite_r+0x176>
  40318e:	4632      	mov	r2, r6
  403190:	210a      	movs	r1, #10
  403192:	4628      	mov	r0, r5
  403194:	f000 fcac 	bl	403af0 <memchr>
  403198:	2800      	cmp	r0, #0
  40319a:	f000 80a1 	beq.w	4032e0 <__sfvwrite_r+0x2d4>
  40319e:	3001      	adds	r0, #1
  4031a0:	eba0 0905 	sub.w	r9, r0, r5
  4031a4:	e7c2      	b.n	40312c <__sfvwrite_r+0x120>
  4031a6:	6820      	ldr	r0, [r4, #0]
  4031a8:	6923      	ldr	r3, [r4, #16]
  4031aa:	4298      	cmp	r0, r3
  4031ac:	d802      	bhi.n	4031b4 <__sfvwrite_r+0x1a8>
  4031ae:	6963      	ldr	r3, [r4, #20]
  4031b0:	429f      	cmp	r7, r3
  4031b2:	d25d      	bcs.n	403270 <__sfvwrite_r+0x264>
  4031b4:	45b8      	cmp	r8, r7
  4031b6:	bf28      	it	cs
  4031b8:	46b8      	movcs	r8, r7
  4031ba:	4642      	mov	r2, r8
  4031bc:	4649      	mov	r1, r9
  4031be:	f000 fd81 	bl	403cc4 <memmove>
  4031c2:	68a3      	ldr	r3, [r4, #8]
  4031c4:	6822      	ldr	r2, [r4, #0]
  4031c6:	eba3 0308 	sub.w	r3, r3, r8
  4031ca:	4442      	add	r2, r8
  4031cc:	60a3      	str	r3, [r4, #8]
  4031ce:	6022      	str	r2, [r4, #0]
  4031d0:	b10b      	cbz	r3, 4031d6 <__sfvwrite_r+0x1ca>
  4031d2:	46c2      	mov	sl, r8
  4031d4:	e779      	b.n	4030ca <__sfvwrite_r+0xbe>
  4031d6:	4621      	mov	r1, r4
  4031d8:	9800      	ldr	r0, [sp, #0]
  4031da:	f7ff fbbf 	bl	40295c <_fflush_r>
  4031de:	2800      	cmp	r0, #0
  4031e0:	d192      	bne.n	403108 <__sfvwrite_r+0xfc>
  4031e2:	46c2      	mov	sl, r8
  4031e4:	e771      	b.n	4030ca <__sfvwrite_r+0xbe>
  4031e6:	465a      	mov	r2, fp
  4031e8:	4629      	mov	r1, r5
  4031ea:	f000 fd6b 	bl	403cc4 <memmove>
  4031ee:	68a2      	ldr	r2, [r4, #8]
  4031f0:	6823      	ldr	r3, [r4, #0]
  4031f2:	eba2 020b 	sub.w	r2, r2, fp
  4031f6:	445b      	add	r3, fp
  4031f8:	60a2      	str	r2, [r4, #8]
  4031fa:	6023      	str	r3, [r4, #0]
  4031fc:	e7af      	b.n	40315e <__sfvwrite_r+0x152>
  4031fe:	6820      	ldr	r0, [r4, #0]
  403200:	46b8      	mov	r8, r7
  403202:	46ba      	mov	sl, r7
  403204:	46bb      	mov	fp, r7
  403206:	e755      	b.n	4030b4 <__sfvwrite_r+0xa8>
  403208:	6962      	ldr	r2, [r4, #20]
  40320a:	6820      	ldr	r0, [r4, #0]
  40320c:	6921      	ldr	r1, [r4, #16]
  40320e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  403212:	eba0 0a01 	sub.w	sl, r0, r1
  403216:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40321a:	f10a 0001 	add.w	r0, sl, #1
  40321e:	ea4f 0868 	mov.w	r8, r8, asr #1
  403222:	4438      	add	r0, r7
  403224:	4540      	cmp	r0, r8
  403226:	4642      	mov	r2, r8
  403228:	bf84      	itt	hi
  40322a:	4680      	movhi	r8, r0
  40322c:	4642      	movhi	r2, r8
  40322e:	055b      	lsls	r3, r3, #21
  403230:	d544      	bpl.n	4032bc <__sfvwrite_r+0x2b0>
  403232:	4611      	mov	r1, r2
  403234:	9800      	ldr	r0, [sp, #0]
  403236:	f000 f967 	bl	403508 <_malloc_r>
  40323a:	4683      	mov	fp, r0
  40323c:	2800      	cmp	r0, #0
  40323e:	d055      	beq.n	4032ec <__sfvwrite_r+0x2e0>
  403240:	4652      	mov	r2, sl
  403242:	6921      	ldr	r1, [r4, #16]
  403244:	f000 fca4 	bl	403b90 <memcpy>
  403248:	89a3      	ldrh	r3, [r4, #12]
  40324a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40324e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403252:	81a3      	strh	r3, [r4, #12]
  403254:	eb0b 000a 	add.w	r0, fp, sl
  403258:	eba8 030a 	sub.w	r3, r8, sl
  40325c:	f8c4 b010 	str.w	fp, [r4, #16]
  403260:	f8c4 8014 	str.w	r8, [r4, #20]
  403264:	6020      	str	r0, [r4, #0]
  403266:	60a3      	str	r3, [r4, #8]
  403268:	46b8      	mov	r8, r7
  40326a:	46ba      	mov	sl, r7
  40326c:	46bb      	mov	fp, r7
  40326e:	e721      	b.n	4030b4 <__sfvwrite_r+0xa8>
  403270:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  403274:	42b9      	cmp	r1, r7
  403276:	bf28      	it	cs
  403278:	4639      	movcs	r1, r7
  40327a:	464a      	mov	r2, r9
  40327c:	fb91 f1f3 	sdiv	r1, r1, r3
  403280:	9800      	ldr	r0, [sp, #0]
  403282:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403284:	fb03 f301 	mul.w	r3, r3, r1
  403288:	69e1      	ldr	r1, [r4, #28]
  40328a:	47b0      	blx	r6
  40328c:	f1b0 0a00 	subs.w	sl, r0, #0
  403290:	f73f af1b 	bgt.w	4030ca <__sfvwrite_r+0xbe>
  403294:	e738      	b.n	403108 <__sfvwrite_r+0xfc>
  403296:	461a      	mov	r2, r3
  403298:	4629      	mov	r1, r5
  40329a:	9301      	str	r3, [sp, #4]
  40329c:	f000 fd12 	bl	403cc4 <memmove>
  4032a0:	6822      	ldr	r2, [r4, #0]
  4032a2:	9b01      	ldr	r3, [sp, #4]
  4032a4:	9800      	ldr	r0, [sp, #0]
  4032a6:	441a      	add	r2, r3
  4032a8:	6022      	str	r2, [r4, #0]
  4032aa:	4621      	mov	r1, r4
  4032ac:	f7ff fb56 	bl	40295c <_fflush_r>
  4032b0:	9b01      	ldr	r3, [sp, #4]
  4032b2:	2800      	cmp	r0, #0
  4032b4:	f47f af28 	bne.w	403108 <__sfvwrite_r+0xfc>
  4032b8:	461f      	mov	r7, r3
  4032ba:	e750      	b.n	40315e <__sfvwrite_r+0x152>
  4032bc:	9800      	ldr	r0, [sp, #0]
  4032be:	f000 fd71 	bl	403da4 <_realloc_r>
  4032c2:	4683      	mov	fp, r0
  4032c4:	2800      	cmp	r0, #0
  4032c6:	d1c5      	bne.n	403254 <__sfvwrite_r+0x248>
  4032c8:	9d00      	ldr	r5, [sp, #0]
  4032ca:	6921      	ldr	r1, [r4, #16]
  4032cc:	4628      	mov	r0, r5
  4032ce:	f7ff fdb7 	bl	402e40 <_free_r>
  4032d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4032d6:	220c      	movs	r2, #12
  4032d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4032dc:	602a      	str	r2, [r5, #0]
  4032de:	e715      	b.n	40310c <__sfvwrite_r+0x100>
  4032e0:	f106 0901 	add.w	r9, r6, #1
  4032e4:	e722      	b.n	40312c <__sfvwrite_r+0x120>
  4032e6:	f04f 30ff 	mov.w	r0, #4294967295
  4032ea:	e6bf      	b.n	40306c <__sfvwrite_r+0x60>
  4032ec:	9a00      	ldr	r2, [sp, #0]
  4032ee:	230c      	movs	r3, #12
  4032f0:	6013      	str	r3, [r2, #0]
  4032f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4032f6:	e709      	b.n	40310c <__sfvwrite_r+0x100>
  4032f8:	7ffffc00 	.word	0x7ffffc00

004032fc <_fwalk>:
  4032fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403300:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403304:	d01b      	beq.n	40333e <_fwalk+0x42>
  403306:	4688      	mov	r8, r1
  403308:	2600      	movs	r6, #0
  40330a:	687d      	ldr	r5, [r7, #4]
  40330c:	68bc      	ldr	r4, [r7, #8]
  40330e:	3d01      	subs	r5, #1
  403310:	d40f      	bmi.n	403332 <_fwalk+0x36>
  403312:	89a3      	ldrh	r3, [r4, #12]
  403314:	2b01      	cmp	r3, #1
  403316:	f105 35ff 	add.w	r5, r5, #4294967295
  40331a:	d906      	bls.n	40332a <_fwalk+0x2e>
  40331c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403320:	3301      	adds	r3, #1
  403322:	4620      	mov	r0, r4
  403324:	d001      	beq.n	40332a <_fwalk+0x2e>
  403326:	47c0      	blx	r8
  403328:	4306      	orrs	r6, r0
  40332a:	1c6b      	adds	r3, r5, #1
  40332c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403330:	d1ef      	bne.n	403312 <_fwalk+0x16>
  403332:	683f      	ldr	r7, [r7, #0]
  403334:	2f00      	cmp	r7, #0
  403336:	d1e8      	bne.n	40330a <_fwalk+0xe>
  403338:	4630      	mov	r0, r6
  40333a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40333e:	463e      	mov	r6, r7
  403340:	4630      	mov	r0, r6
  403342:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403346:	bf00      	nop

00403348 <_fwalk_reent>:
  403348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40334c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403350:	d01f      	beq.n	403392 <_fwalk_reent+0x4a>
  403352:	4688      	mov	r8, r1
  403354:	4606      	mov	r6, r0
  403356:	f04f 0900 	mov.w	r9, #0
  40335a:	687d      	ldr	r5, [r7, #4]
  40335c:	68bc      	ldr	r4, [r7, #8]
  40335e:	3d01      	subs	r5, #1
  403360:	d411      	bmi.n	403386 <_fwalk_reent+0x3e>
  403362:	89a3      	ldrh	r3, [r4, #12]
  403364:	2b01      	cmp	r3, #1
  403366:	f105 35ff 	add.w	r5, r5, #4294967295
  40336a:	d908      	bls.n	40337e <_fwalk_reent+0x36>
  40336c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  403370:	3301      	adds	r3, #1
  403372:	4621      	mov	r1, r4
  403374:	4630      	mov	r0, r6
  403376:	d002      	beq.n	40337e <_fwalk_reent+0x36>
  403378:	47c0      	blx	r8
  40337a:	ea49 0900 	orr.w	r9, r9, r0
  40337e:	1c6b      	adds	r3, r5, #1
  403380:	f104 0468 	add.w	r4, r4, #104	; 0x68
  403384:	d1ed      	bne.n	403362 <_fwalk_reent+0x1a>
  403386:	683f      	ldr	r7, [r7, #0]
  403388:	2f00      	cmp	r7, #0
  40338a:	d1e6      	bne.n	40335a <_fwalk_reent+0x12>
  40338c:	4648      	mov	r0, r9
  40338e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403392:	46b9      	mov	r9, r7
  403394:	4648      	mov	r0, r9
  403396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40339a:	bf00      	nop

0040339c <iswspace>:
  40339c:	28ff      	cmp	r0, #255	; 0xff
  40339e:	d901      	bls.n	4033a4 <iswspace+0x8>
  4033a0:	2000      	movs	r0, #0
  4033a2:	4770      	bx	lr
  4033a4:	b510      	push	{r4, lr}
  4033a6:	4604      	mov	r4, r0
  4033a8:	f000 f818 	bl	4033dc <__locale_ctype_ptr>
  4033ac:	4420      	add	r0, r4
  4033ae:	7840      	ldrb	r0, [r0, #1]
  4033b0:	f000 0008 	and.w	r0, r0, #8
  4033b4:	bd10      	pop	{r4, pc}
  4033b6:	bf00      	nop

004033b8 <__locale_mb_cur_max>:
  4033b8:	4b04      	ldr	r3, [pc, #16]	; (4033cc <__locale_mb_cur_max+0x14>)
  4033ba:	4a05      	ldr	r2, [pc, #20]	; (4033d0 <__locale_mb_cur_max+0x18>)
  4033bc:	681b      	ldr	r3, [r3, #0]
  4033be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4033c0:	2b00      	cmp	r3, #0
  4033c2:	bf08      	it	eq
  4033c4:	4613      	moveq	r3, r2
  4033c6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  4033ca:	4770      	bx	lr
  4033cc:	20400008 	.word	0x20400008
  4033d0:	2040043c 	.word	0x2040043c

004033d4 <__locale_ctype_ptr_l>:
  4033d4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
  4033d8:	4770      	bx	lr
  4033da:	bf00      	nop

004033dc <__locale_ctype_ptr>:
  4033dc:	4b04      	ldr	r3, [pc, #16]	; (4033f0 <__locale_ctype_ptr+0x14>)
  4033de:	4a05      	ldr	r2, [pc, #20]	; (4033f4 <__locale_ctype_ptr+0x18>)
  4033e0:	681b      	ldr	r3, [r3, #0]
  4033e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  4033e4:	2b00      	cmp	r3, #0
  4033e6:	bf08      	it	eq
  4033e8:	4613      	moveq	r3, r2
  4033ea:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
  4033ee:	4770      	bx	lr
  4033f0:	20400008 	.word	0x20400008
  4033f4:	2040043c 	.word	0x2040043c

004033f8 <__retarget_lock_init_recursive>:
  4033f8:	4770      	bx	lr
  4033fa:	bf00      	nop

004033fc <__retarget_lock_close_recursive>:
  4033fc:	4770      	bx	lr
  4033fe:	bf00      	nop

00403400 <__retarget_lock_acquire_recursive>:
  403400:	4770      	bx	lr
  403402:	bf00      	nop

00403404 <__retarget_lock_release_recursive>:
  403404:	4770      	bx	lr
  403406:	bf00      	nop

00403408 <__swhatbuf_r>:
  403408:	b570      	push	{r4, r5, r6, lr}
  40340a:	460c      	mov	r4, r1
  40340c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403410:	2900      	cmp	r1, #0
  403412:	b090      	sub	sp, #64	; 0x40
  403414:	4615      	mov	r5, r2
  403416:	461e      	mov	r6, r3
  403418:	db14      	blt.n	403444 <__swhatbuf_r+0x3c>
  40341a:	aa01      	add	r2, sp, #4
  40341c:	f001 fd7e 	bl	404f1c <_fstat_r>
  403420:	2800      	cmp	r0, #0
  403422:	db0f      	blt.n	403444 <__swhatbuf_r+0x3c>
  403424:	9a02      	ldr	r2, [sp, #8]
  403426:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40342a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40342e:	fab2 f282 	clz	r2, r2
  403432:	0952      	lsrs	r2, r2, #5
  403434:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403438:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40343c:	6032      	str	r2, [r6, #0]
  40343e:	602b      	str	r3, [r5, #0]
  403440:	b010      	add	sp, #64	; 0x40
  403442:	bd70      	pop	{r4, r5, r6, pc}
  403444:	89a2      	ldrh	r2, [r4, #12]
  403446:	2300      	movs	r3, #0
  403448:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40344c:	6033      	str	r3, [r6, #0]
  40344e:	d004      	beq.n	40345a <__swhatbuf_r+0x52>
  403450:	2240      	movs	r2, #64	; 0x40
  403452:	4618      	mov	r0, r3
  403454:	602a      	str	r2, [r5, #0]
  403456:	b010      	add	sp, #64	; 0x40
  403458:	bd70      	pop	{r4, r5, r6, pc}
  40345a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40345e:	602b      	str	r3, [r5, #0]
  403460:	b010      	add	sp, #64	; 0x40
  403462:	bd70      	pop	{r4, r5, r6, pc}

00403464 <__smakebuf_r>:
  403464:	898a      	ldrh	r2, [r1, #12]
  403466:	0792      	lsls	r2, r2, #30
  403468:	460b      	mov	r3, r1
  40346a:	d506      	bpl.n	40347a <__smakebuf_r+0x16>
  40346c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  403470:	2101      	movs	r1, #1
  403472:	601a      	str	r2, [r3, #0]
  403474:	611a      	str	r2, [r3, #16]
  403476:	6159      	str	r1, [r3, #20]
  403478:	4770      	bx	lr
  40347a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40347c:	b083      	sub	sp, #12
  40347e:	ab01      	add	r3, sp, #4
  403480:	466a      	mov	r2, sp
  403482:	460c      	mov	r4, r1
  403484:	4606      	mov	r6, r0
  403486:	f7ff ffbf 	bl	403408 <__swhatbuf_r>
  40348a:	9900      	ldr	r1, [sp, #0]
  40348c:	4605      	mov	r5, r0
  40348e:	4630      	mov	r0, r6
  403490:	f000 f83a 	bl	403508 <_malloc_r>
  403494:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403498:	b1d8      	cbz	r0, 4034d2 <__smakebuf_r+0x6e>
  40349a:	9a01      	ldr	r2, [sp, #4]
  40349c:	4f15      	ldr	r7, [pc, #84]	; (4034f4 <__smakebuf_r+0x90>)
  40349e:	9900      	ldr	r1, [sp, #0]
  4034a0:	63f7      	str	r7, [r6, #60]	; 0x3c
  4034a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4034a6:	81a3      	strh	r3, [r4, #12]
  4034a8:	6020      	str	r0, [r4, #0]
  4034aa:	6120      	str	r0, [r4, #16]
  4034ac:	6161      	str	r1, [r4, #20]
  4034ae:	b91a      	cbnz	r2, 4034b8 <__smakebuf_r+0x54>
  4034b0:	432b      	orrs	r3, r5
  4034b2:	81a3      	strh	r3, [r4, #12]
  4034b4:	b003      	add	sp, #12
  4034b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4034b8:	4630      	mov	r0, r6
  4034ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4034be:	f001 fd41 	bl	404f44 <_isatty_r>
  4034c2:	b1a0      	cbz	r0, 4034ee <__smakebuf_r+0x8a>
  4034c4:	89a3      	ldrh	r3, [r4, #12]
  4034c6:	f023 0303 	bic.w	r3, r3, #3
  4034ca:	f043 0301 	orr.w	r3, r3, #1
  4034ce:	b21b      	sxth	r3, r3
  4034d0:	e7ee      	b.n	4034b0 <__smakebuf_r+0x4c>
  4034d2:	059a      	lsls	r2, r3, #22
  4034d4:	d4ee      	bmi.n	4034b4 <__smakebuf_r+0x50>
  4034d6:	f023 0303 	bic.w	r3, r3, #3
  4034da:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4034de:	f043 0302 	orr.w	r3, r3, #2
  4034e2:	2101      	movs	r1, #1
  4034e4:	81a3      	strh	r3, [r4, #12]
  4034e6:	6022      	str	r2, [r4, #0]
  4034e8:	6122      	str	r2, [r4, #16]
  4034ea:	6161      	str	r1, [r4, #20]
  4034ec:	e7e2      	b.n	4034b4 <__smakebuf_r+0x50>
  4034ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4034f2:	e7dd      	b.n	4034b0 <__smakebuf_r+0x4c>
  4034f4:	004029d5 	.word	0x004029d5

004034f8 <malloc>:
  4034f8:	4b02      	ldr	r3, [pc, #8]	; (403504 <malloc+0xc>)
  4034fa:	4601      	mov	r1, r0
  4034fc:	6818      	ldr	r0, [r3, #0]
  4034fe:	f000 b803 	b.w	403508 <_malloc_r>
  403502:	bf00      	nop
  403504:	20400008 	.word	0x20400008

00403508 <_malloc_r>:
  403508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40350c:	f101 060b 	add.w	r6, r1, #11
  403510:	2e16      	cmp	r6, #22
  403512:	b083      	sub	sp, #12
  403514:	4605      	mov	r5, r0
  403516:	f240 809e 	bls.w	403656 <_malloc_r+0x14e>
  40351a:	f036 0607 	bics.w	r6, r6, #7
  40351e:	f100 80bd 	bmi.w	40369c <_malloc_r+0x194>
  403522:	42b1      	cmp	r1, r6
  403524:	f200 80ba 	bhi.w	40369c <_malloc_r+0x194>
  403528:	f000 fc30 	bl	403d8c <__malloc_lock>
  40352c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403530:	f0c0 8293 	bcc.w	403a5a <_malloc_r+0x552>
  403534:	0a73      	lsrs	r3, r6, #9
  403536:	f000 80b8 	beq.w	4036aa <_malloc_r+0x1a2>
  40353a:	2b04      	cmp	r3, #4
  40353c:	f200 8179 	bhi.w	403832 <_malloc_r+0x32a>
  403540:	09b3      	lsrs	r3, r6, #6
  403542:	f103 0039 	add.w	r0, r3, #57	; 0x39
  403546:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40354a:	00c3      	lsls	r3, r0, #3
  40354c:	4fbf      	ldr	r7, [pc, #764]	; (40384c <_malloc_r+0x344>)
  40354e:	443b      	add	r3, r7
  403550:	f1a3 0108 	sub.w	r1, r3, #8
  403554:	685c      	ldr	r4, [r3, #4]
  403556:	42a1      	cmp	r1, r4
  403558:	d106      	bne.n	403568 <_malloc_r+0x60>
  40355a:	e00c      	b.n	403576 <_malloc_r+0x6e>
  40355c:	2a00      	cmp	r2, #0
  40355e:	f280 80aa 	bge.w	4036b6 <_malloc_r+0x1ae>
  403562:	68e4      	ldr	r4, [r4, #12]
  403564:	42a1      	cmp	r1, r4
  403566:	d006      	beq.n	403576 <_malloc_r+0x6e>
  403568:	6863      	ldr	r3, [r4, #4]
  40356a:	f023 0303 	bic.w	r3, r3, #3
  40356e:	1b9a      	subs	r2, r3, r6
  403570:	2a0f      	cmp	r2, #15
  403572:	ddf3      	ble.n	40355c <_malloc_r+0x54>
  403574:	4670      	mov	r0, lr
  403576:	693c      	ldr	r4, [r7, #16]
  403578:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403860 <_malloc_r+0x358>
  40357c:	4574      	cmp	r4, lr
  40357e:	f000 81ab 	beq.w	4038d8 <_malloc_r+0x3d0>
  403582:	6863      	ldr	r3, [r4, #4]
  403584:	f023 0303 	bic.w	r3, r3, #3
  403588:	1b9a      	subs	r2, r3, r6
  40358a:	2a0f      	cmp	r2, #15
  40358c:	f300 8190 	bgt.w	4038b0 <_malloc_r+0x3a8>
  403590:	2a00      	cmp	r2, #0
  403592:	f8c7 e014 	str.w	lr, [r7, #20]
  403596:	f8c7 e010 	str.w	lr, [r7, #16]
  40359a:	f280 809d 	bge.w	4036d8 <_malloc_r+0x1d0>
  40359e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4035a2:	f080 8161 	bcs.w	403868 <_malloc_r+0x360>
  4035a6:	08db      	lsrs	r3, r3, #3
  4035a8:	f103 0c01 	add.w	ip, r3, #1
  4035ac:	1099      	asrs	r1, r3, #2
  4035ae:	687a      	ldr	r2, [r7, #4]
  4035b0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4035b4:	f8c4 8008 	str.w	r8, [r4, #8]
  4035b8:	2301      	movs	r3, #1
  4035ba:	408b      	lsls	r3, r1
  4035bc:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  4035c0:	4313      	orrs	r3, r2
  4035c2:	3908      	subs	r1, #8
  4035c4:	60e1      	str	r1, [r4, #12]
  4035c6:	607b      	str	r3, [r7, #4]
  4035c8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4035cc:	f8c8 400c 	str.w	r4, [r8, #12]
  4035d0:	1082      	asrs	r2, r0, #2
  4035d2:	2401      	movs	r4, #1
  4035d4:	4094      	lsls	r4, r2
  4035d6:	429c      	cmp	r4, r3
  4035d8:	f200 808b 	bhi.w	4036f2 <_malloc_r+0x1ea>
  4035dc:	421c      	tst	r4, r3
  4035de:	d106      	bne.n	4035ee <_malloc_r+0xe6>
  4035e0:	f020 0003 	bic.w	r0, r0, #3
  4035e4:	0064      	lsls	r4, r4, #1
  4035e6:	421c      	tst	r4, r3
  4035e8:	f100 0004 	add.w	r0, r0, #4
  4035ec:	d0fa      	beq.n	4035e4 <_malloc_r+0xdc>
  4035ee:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4035f2:	46cc      	mov	ip, r9
  4035f4:	4680      	mov	r8, r0
  4035f6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4035fa:	459c      	cmp	ip, r3
  4035fc:	d107      	bne.n	40360e <_malloc_r+0x106>
  4035fe:	e16d      	b.n	4038dc <_malloc_r+0x3d4>
  403600:	2a00      	cmp	r2, #0
  403602:	f280 817b 	bge.w	4038fc <_malloc_r+0x3f4>
  403606:	68db      	ldr	r3, [r3, #12]
  403608:	459c      	cmp	ip, r3
  40360a:	f000 8167 	beq.w	4038dc <_malloc_r+0x3d4>
  40360e:	6859      	ldr	r1, [r3, #4]
  403610:	f021 0103 	bic.w	r1, r1, #3
  403614:	1b8a      	subs	r2, r1, r6
  403616:	2a0f      	cmp	r2, #15
  403618:	ddf2      	ble.n	403600 <_malloc_r+0xf8>
  40361a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40361e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  403622:	9300      	str	r3, [sp, #0]
  403624:	199c      	adds	r4, r3, r6
  403626:	4628      	mov	r0, r5
  403628:	f046 0601 	orr.w	r6, r6, #1
  40362c:	f042 0501 	orr.w	r5, r2, #1
  403630:	605e      	str	r6, [r3, #4]
  403632:	f8c8 c00c 	str.w	ip, [r8, #12]
  403636:	f8cc 8008 	str.w	r8, [ip, #8]
  40363a:	617c      	str	r4, [r7, #20]
  40363c:	613c      	str	r4, [r7, #16]
  40363e:	f8c4 e00c 	str.w	lr, [r4, #12]
  403642:	f8c4 e008 	str.w	lr, [r4, #8]
  403646:	6065      	str	r5, [r4, #4]
  403648:	505a      	str	r2, [r3, r1]
  40364a:	f000 fba5 	bl	403d98 <__malloc_unlock>
  40364e:	9b00      	ldr	r3, [sp, #0]
  403650:	f103 0408 	add.w	r4, r3, #8
  403654:	e01e      	b.n	403694 <_malloc_r+0x18c>
  403656:	2910      	cmp	r1, #16
  403658:	d820      	bhi.n	40369c <_malloc_r+0x194>
  40365a:	f000 fb97 	bl	403d8c <__malloc_lock>
  40365e:	2610      	movs	r6, #16
  403660:	2318      	movs	r3, #24
  403662:	2002      	movs	r0, #2
  403664:	4f79      	ldr	r7, [pc, #484]	; (40384c <_malloc_r+0x344>)
  403666:	443b      	add	r3, r7
  403668:	f1a3 0208 	sub.w	r2, r3, #8
  40366c:	685c      	ldr	r4, [r3, #4]
  40366e:	4294      	cmp	r4, r2
  403670:	f000 813d 	beq.w	4038ee <_malloc_r+0x3e6>
  403674:	6863      	ldr	r3, [r4, #4]
  403676:	68e1      	ldr	r1, [r4, #12]
  403678:	68a6      	ldr	r6, [r4, #8]
  40367a:	f023 0303 	bic.w	r3, r3, #3
  40367e:	4423      	add	r3, r4
  403680:	4628      	mov	r0, r5
  403682:	685a      	ldr	r2, [r3, #4]
  403684:	60f1      	str	r1, [r6, #12]
  403686:	f042 0201 	orr.w	r2, r2, #1
  40368a:	608e      	str	r6, [r1, #8]
  40368c:	605a      	str	r2, [r3, #4]
  40368e:	f000 fb83 	bl	403d98 <__malloc_unlock>
  403692:	3408      	adds	r4, #8
  403694:	4620      	mov	r0, r4
  403696:	b003      	add	sp, #12
  403698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40369c:	2400      	movs	r4, #0
  40369e:	230c      	movs	r3, #12
  4036a0:	4620      	mov	r0, r4
  4036a2:	602b      	str	r3, [r5, #0]
  4036a4:	b003      	add	sp, #12
  4036a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036aa:	2040      	movs	r0, #64	; 0x40
  4036ac:	f44f 7300 	mov.w	r3, #512	; 0x200
  4036b0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4036b4:	e74a      	b.n	40354c <_malloc_r+0x44>
  4036b6:	4423      	add	r3, r4
  4036b8:	68e1      	ldr	r1, [r4, #12]
  4036ba:	685a      	ldr	r2, [r3, #4]
  4036bc:	68a6      	ldr	r6, [r4, #8]
  4036be:	f042 0201 	orr.w	r2, r2, #1
  4036c2:	60f1      	str	r1, [r6, #12]
  4036c4:	4628      	mov	r0, r5
  4036c6:	608e      	str	r6, [r1, #8]
  4036c8:	605a      	str	r2, [r3, #4]
  4036ca:	f000 fb65 	bl	403d98 <__malloc_unlock>
  4036ce:	3408      	adds	r4, #8
  4036d0:	4620      	mov	r0, r4
  4036d2:	b003      	add	sp, #12
  4036d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036d8:	4423      	add	r3, r4
  4036da:	4628      	mov	r0, r5
  4036dc:	685a      	ldr	r2, [r3, #4]
  4036de:	f042 0201 	orr.w	r2, r2, #1
  4036e2:	605a      	str	r2, [r3, #4]
  4036e4:	f000 fb58 	bl	403d98 <__malloc_unlock>
  4036e8:	3408      	adds	r4, #8
  4036ea:	4620      	mov	r0, r4
  4036ec:	b003      	add	sp, #12
  4036ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036f2:	68bc      	ldr	r4, [r7, #8]
  4036f4:	6863      	ldr	r3, [r4, #4]
  4036f6:	f023 0803 	bic.w	r8, r3, #3
  4036fa:	45b0      	cmp	r8, r6
  4036fc:	d304      	bcc.n	403708 <_malloc_r+0x200>
  4036fe:	eba8 0306 	sub.w	r3, r8, r6
  403702:	2b0f      	cmp	r3, #15
  403704:	f300 8085 	bgt.w	403812 <_malloc_r+0x30a>
  403708:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403864 <_malloc_r+0x35c>
  40370c:	4b50      	ldr	r3, [pc, #320]	; (403850 <_malloc_r+0x348>)
  40370e:	f8d9 2000 	ldr.w	r2, [r9]
  403712:	681b      	ldr	r3, [r3, #0]
  403714:	3201      	adds	r2, #1
  403716:	4433      	add	r3, r6
  403718:	eb04 0a08 	add.w	sl, r4, r8
  40371c:	f000 8155 	beq.w	4039ca <_malloc_r+0x4c2>
  403720:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403724:	330f      	adds	r3, #15
  403726:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40372a:	f02b 0b0f 	bic.w	fp, fp, #15
  40372e:	4659      	mov	r1, fp
  403730:	4628      	mov	r0, r5
  403732:	f000 fd71 	bl	404218 <_sbrk_r>
  403736:	1c41      	adds	r1, r0, #1
  403738:	4602      	mov	r2, r0
  40373a:	f000 80fc 	beq.w	403936 <_malloc_r+0x42e>
  40373e:	4582      	cmp	sl, r0
  403740:	f200 80f7 	bhi.w	403932 <_malloc_r+0x42a>
  403744:	4b43      	ldr	r3, [pc, #268]	; (403854 <_malloc_r+0x34c>)
  403746:	6819      	ldr	r1, [r3, #0]
  403748:	4459      	add	r1, fp
  40374a:	6019      	str	r1, [r3, #0]
  40374c:	f000 814d 	beq.w	4039ea <_malloc_r+0x4e2>
  403750:	f8d9 0000 	ldr.w	r0, [r9]
  403754:	3001      	adds	r0, #1
  403756:	bf1b      	ittet	ne
  403758:	eba2 0a0a 	subne.w	sl, r2, sl
  40375c:	4451      	addne	r1, sl
  40375e:	f8c9 2000 	streq.w	r2, [r9]
  403762:	6019      	strne	r1, [r3, #0]
  403764:	f012 0107 	ands.w	r1, r2, #7
  403768:	f000 8115 	beq.w	403996 <_malloc_r+0x48e>
  40376c:	f1c1 0008 	rsb	r0, r1, #8
  403770:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403774:	4402      	add	r2, r0
  403776:	3108      	adds	r1, #8
  403778:	eb02 090b 	add.w	r9, r2, fp
  40377c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403780:	eba1 0909 	sub.w	r9, r1, r9
  403784:	4649      	mov	r1, r9
  403786:	4628      	mov	r0, r5
  403788:	9301      	str	r3, [sp, #4]
  40378a:	9200      	str	r2, [sp, #0]
  40378c:	f000 fd44 	bl	404218 <_sbrk_r>
  403790:	1c43      	adds	r3, r0, #1
  403792:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403796:	f000 8143 	beq.w	403a20 <_malloc_r+0x518>
  40379a:	1a80      	subs	r0, r0, r2
  40379c:	4448      	add	r0, r9
  40379e:	f040 0001 	orr.w	r0, r0, #1
  4037a2:	6819      	ldr	r1, [r3, #0]
  4037a4:	60ba      	str	r2, [r7, #8]
  4037a6:	4449      	add	r1, r9
  4037a8:	42bc      	cmp	r4, r7
  4037aa:	6050      	str	r0, [r2, #4]
  4037ac:	6019      	str	r1, [r3, #0]
  4037ae:	d017      	beq.n	4037e0 <_malloc_r+0x2d8>
  4037b0:	f1b8 0f0f 	cmp.w	r8, #15
  4037b4:	f240 80fb 	bls.w	4039ae <_malloc_r+0x4a6>
  4037b8:	6860      	ldr	r0, [r4, #4]
  4037ba:	f1a8 020c 	sub.w	r2, r8, #12
  4037be:	f022 0207 	bic.w	r2, r2, #7
  4037c2:	eb04 0e02 	add.w	lr, r4, r2
  4037c6:	f000 0001 	and.w	r0, r0, #1
  4037ca:	f04f 0c05 	mov.w	ip, #5
  4037ce:	4310      	orrs	r0, r2
  4037d0:	2a0f      	cmp	r2, #15
  4037d2:	6060      	str	r0, [r4, #4]
  4037d4:	f8ce c004 	str.w	ip, [lr, #4]
  4037d8:	f8ce c008 	str.w	ip, [lr, #8]
  4037dc:	f200 8117 	bhi.w	403a0e <_malloc_r+0x506>
  4037e0:	4b1d      	ldr	r3, [pc, #116]	; (403858 <_malloc_r+0x350>)
  4037e2:	68bc      	ldr	r4, [r7, #8]
  4037e4:	681a      	ldr	r2, [r3, #0]
  4037e6:	4291      	cmp	r1, r2
  4037e8:	bf88      	it	hi
  4037ea:	6019      	strhi	r1, [r3, #0]
  4037ec:	4b1b      	ldr	r3, [pc, #108]	; (40385c <_malloc_r+0x354>)
  4037ee:	681a      	ldr	r2, [r3, #0]
  4037f0:	4291      	cmp	r1, r2
  4037f2:	6862      	ldr	r2, [r4, #4]
  4037f4:	bf88      	it	hi
  4037f6:	6019      	strhi	r1, [r3, #0]
  4037f8:	f022 0203 	bic.w	r2, r2, #3
  4037fc:	4296      	cmp	r6, r2
  4037fe:	eba2 0306 	sub.w	r3, r2, r6
  403802:	d801      	bhi.n	403808 <_malloc_r+0x300>
  403804:	2b0f      	cmp	r3, #15
  403806:	dc04      	bgt.n	403812 <_malloc_r+0x30a>
  403808:	4628      	mov	r0, r5
  40380a:	f000 fac5 	bl	403d98 <__malloc_unlock>
  40380e:	2400      	movs	r4, #0
  403810:	e740      	b.n	403694 <_malloc_r+0x18c>
  403812:	19a2      	adds	r2, r4, r6
  403814:	f043 0301 	orr.w	r3, r3, #1
  403818:	f046 0601 	orr.w	r6, r6, #1
  40381c:	6066      	str	r6, [r4, #4]
  40381e:	4628      	mov	r0, r5
  403820:	60ba      	str	r2, [r7, #8]
  403822:	6053      	str	r3, [r2, #4]
  403824:	f000 fab8 	bl	403d98 <__malloc_unlock>
  403828:	3408      	adds	r4, #8
  40382a:	4620      	mov	r0, r4
  40382c:	b003      	add	sp, #12
  40382e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403832:	2b14      	cmp	r3, #20
  403834:	d971      	bls.n	40391a <_malloc_r+0x412>
  403836:	2b54      	cmp	r3, #84	; 0x54
  403838:	f200 80a3 	bhi.w	403982 <_malloc_r+0x47a>
  40383c:	0b33      	lsrs	r3, r6, #12
  40383e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403842:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403846:	00c3      	lsls	r3, r0, #3
  403848:	e680      	b.n	40354c <_malloc_r+0x44>
  40384a:	bf00      	nop
  40384c:	204005a8 	.word	0x204005a8
  403850:	20400a7c 	.word	0x20400a7c
  403854:	20400a4c 	.word	0x20400a4c
  403858:	20400a74 	.word	0x20400a74
  40385c:	20400a78 	.word	0x20400a78
  403860:	204005b0 	.word	0x204005b0
  403864:	204009b0 	.word	0x204009b0
  403868:	0a5a      	lsrs	r2, r3, #9
  40386a:	2a04      	cmp	r2, #4
  40386c:	d95b      	bls.n	403926 <_malloc_r+0x41e>
  40386e:	2a14      	cmp	r2, #20
  403870:	f200 80ae 	bhi.w	4039d0 <_malloc_r+0x4c8>
  403874:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403878:	00c9      	lsls	r1, r1, #3
  40387a:	325b      	adds	r2, #91	; 0x5b
  40387c:	eb07 0c01 	add.w	ip, r7, r1
  403880:	5879      	ldr	r1, [r7, r1]
  403882:	f1ac 0c08 	sub.w	ip, ip, #8
  403886:	458c      	cmp	ip, r1
  403888:	f000 8088 	beq.w	40399c <_malloc_r+0x494>
  40388c:	684a      	ldr	r2, [r1, #4]
  40388e:	f022 0203 	bic.w	r2, r2, #3
  403892:	4293      	cmp	r3, r2
  403894:	d273      	bcs.n	40397e <_malloc_r+0x476>
  403896:	6889      	ldr	r1, [r1, #8]
  403898:	458c      	cmp	ip, r1
  40389a:	d1f7      	bne.n	40388c <_malloc_r+0x384>
  40389c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4038a0:	687b      	ldr	r3, [r7, #4]
  4038a2:	60e2      	str	r2, [r4, #12]
  4038a4:	f8c4 c008 	str.w	ip, [r4, #8]
  4038a8:	6094      	str	r4, [r2, #8]
  4038aa:	f8cc 400c 	str.w	r4, [ip, #12]
  4038ae:	e68f      	b.n	4035d0 <_malloc_r+0xc8>
  4038b0:	19a1      	adds	r1, r4, r6
  4038b2:	f046 0c01 	orr.w	ip, r6, #1
  4038b6:	f042 0601 	orr.w	r6, r2, #1
  4038ba:	f8c4 c004 	str.w	ip, [r4, #4]
  4038be:	4628      	mov	r0, r5
  4038c0:	6179      	str	r1, [r7, #20]
  4038c2:	6139      	str	r1, [r7, #16]
  4038c4:	f8c1 e00c 	str.w	lr, [r1, #12]
  4038c8:	f8c1 e008 	str.w	lr, [r1, #8]
  4038cc:	604e      	str	r6, [r1, #4]
  4038ce:	50e2      	str	r2, [r4, r3]
  4038d0:	f000 fa62 	bl	403d98 <__malloc_unlock>
  4038d4:	3408      	adds	r4, #8
  4038d6:	e6dd      	b.n	403694 <_malloc_r+0x18c>
  4038d8:	687b      	ldr	r3, [r7, #4]
  4038da:	e679      	b.n	4035d0 <_malloc_r+0xc8>
  4038dc:	f108 0801 	add.w	r8, r8, #1
  4038e0:	f018 0f03 	tst.w	r8, #3
  4038e4:	f10c 0c08 	add.w	ip, ip, #8
  4038e8:	f47f ae85 	bne.w	4035f6 <_malloc_r+0xee>
  4038ec:	e02d      	b.n	40394a <_malloc_r+0x442>
  4038ee:	68dc      	ldr	r4, [r3, #12]
  4038f0:	42a3      	cmp	r3, r4
  4038f2:	bf08      	it	eq
  4038f4:	3002      	addeq	r0, #2
  4038f6:	f43f ae3e 	beq.w	403576 <_malloc_r+0x6e>
  4038fa:	e6bb      	b.n	403674 <_malloc_r+0x16c>
  4038fc:	4419      	add	r1, r3
  4038fe:	461c      	mov	r4, r3
  403900:	684a      	ldr	r2, [r1, #4]
  403902:	68db      	ldr	r3, [r3, #12]
  403904:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403908:	f042 0201 	orr.w	r2, r2, #1
  40390c:	604a      	str	r2, [r1, #4]
  40390e:	4628      	mov	r0, r5
  403910:	60f3      	str	r3, [r6, #12]
  403912:	609e      	str	r6, [r3, #8]
  403914:	f000 fa40 	bl	403d98 <__malloc_unlock>
  403918:	e6bc      	b.n	403694 <_malloc_r+0x18c>
  40391a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40391e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  403922:	00c3      	lsls	r3, r0, #3
  403924:	e612      	b.n	40354c <_malloc_r+0x44>
  403926:	099a      	lsrs	r2, r3, #6
  403928:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40392c:	00c9      	lsls	r1, r1, #3
  40392e:	3238      	adds	r2, #56	; 0x38
  403930:	e7a4      	b.n	40387c <_malloc_r+0x374>
  403932:	42bc      	cmp	r4, r7
  403934:	d054      	beq.n	4039e0 <_malloc_r+0x4d8>
  403936:	68bc      	ldr	r4, [r7, #8]
  403938:	6862      	ldr	r2, [r4, #4]
  40393a:	f022 0203 	bic.w	r2, r2, #3
  40393e:	e75d      	b.n	4037fc <_malloc_r+0x2f4>
  403940:	f859 3908 	ldr.w	r3, [r9], #-8
  403944:	4599      	cmp	r9, r3
  403946:	f040 8086 	bne.w	403a56 <_malloc_r+0x54e>
  40394a:	f010 0f03 	tst.w	r0, #3
  40394e:	f100 30ff 	add.w	r0, r0, #4294967295
  403952:	d1f5      	bne.n	403940 <_malloc_r+0x438>
  403954:	687b      	ldr	r3, [r7, #4]
  403956:	ea23 0304 	bic.w	r3, r3, r4
  40395a:	607b      	str	r3, [r7, #4]
  40395c:	0064      	lsls	r4, r4, #1
  40395e:	429c      	cmp	r4, r3
  403960:	f63f aec7 	bhi.w	4036f2 <_malloc_r+0x1ea>
  403964:	2c00      	cmp	r4, #0
  403966:	f43f aec4 	beq.w	4036f2 <_malloc_r+0x1ea>
  40396a:	421c      	tst	r4, r3
  40396c:	4640      	mov	r0, r8
  40396e:	f47f ae3e 	bne.w	4035ee <_malloc_r+0xe6>
  403972:	0064      	lsls	r4, r4, #1
  403974:	421c      	tst	r4, r3
  403976:	f100 0004 	add.w	r0, r0, #4
  40397a:	d0fa      	beq.n	403972 <_malloc_r+0x46a>
  40397c:	e637      	b.n	4035ee <_malloc_r+0xe6>
  40397e:	468c      	mov	ip, r1
  403980:	e78c      	b.n	40389c <_malloc_r+0x394>
  403982:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403986:	d815      	bhi.n	4039b4 <_malloc_r+0x4ac>
  403988:	0bf3      	lsrs	r3, r6, #15
  40398a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40398e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403992:	00c3      	lsls	r3, r0, #3
  403994:	e5da      	b.n	40354c <_malloc_r+0x44>
  403996:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40399a:	e6ed      	b.n	403778 <_malloc_r+0x270>
  40399c:	687b      	ldr	r3, [r7, #4]
  40399e:	1092      	asrs	r2, r2, #2
  4039a0:	2101      	movs	r1, #1
  4039a2:	fa01 f202 	lsl.w	r2, r1, r2
  4039a6:	4313      	orrs	r3, r2
  4039a8:	607b      	str	r3, [r7, #4]
  4039aa:	4662      	mov	r2, ip
  4039ac:	e779      	b.n	4038a2 <_malloc_r+0x39a>
  4039ae:	2301      	movs	r3, #1
  4039b0:	6053      	str	r3, [r2, #4]
  4039b2:	e729      	b.n	403808 <_malloc_r+0x300>
  4039b4:	f240 5254 	movw	r2, #1364	; 0x554
  4039b8:	4293      	cmp	r3, r2
  4039ba:	d822      	bhi.n	403a02 <_malloc_r+0x4fa>
  4039bc:	0cb3      	lsrs	r3, r6, #18
  4039be:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4039c2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4039c6:	00c3      	lsls	r3, r0, #3
  4039c8:	e5c0      	b.n	40354c <_malloc_r+0x44>
  4039ca:	f103 0b10 	add.w	fp, r3, #16
  4039ce:	e6ae      	b.n	40372e <_malloc_r+0x226>
  4039d0:	2a54      	cmp	r2, #84	; 0x54
  4039d2:	d829      	bhi.n	403a28 <_malloc_r+0x520>
  4039d4:	0b1a      	lsrs	r2, r3, #12
  4039d6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4039da:	00c9      	lsls	r1, r1, #3
  4039dc:	326e      	adds	r2, #110	; 0x6e
  4039de:	e74d      	b.n	40387c <_malloc_r+0x374>
  4039e0:	4b20      	ldr	r3, [pc, #128]	; (403a64 <_malloc_r+0x55c>)
  4039e2:	6819      	ldr	r1, [r3, #0]
  4039e4:	4459      	add	r1, fp
  4039e6:	6019      	str	r1, [r3, #0]
  4039e8:	e6b2      	b.n	403750 <_malloc_r+0x248>
  4039ea:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4039ee:	2800      	cmp	r0, #0
  4039f0:	f47f aeae 	bne.w	403750 <_malloc_r+0x248>
  4039f4:	eb08 030b 	add.w	r3, r8, fp
  4039f8:	68ba      	ldr	r2, [r7, #8]
  4039fa:	f043 0301 	orr.w	r3, r3, #1
  4039fe:	6053      	str	r3, [r2, #4]
  403a00:	e6ee      	b.n	4037e0 <_malloc_r+0x2d8>
  403a02:	207f      	movs	r0, #127	; 0x7f
  403a04:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403a08:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403a0c:	e59e      	b.n	40354c <_malloc_r+0x44>
  403a0e:	f104 0108 	add.w	r1, r4, #8
  403a12:	4628      	mov	r0, r5
  403a14:	9300      	str	r3, [sp, #0]
  403a16:	f7ff fa13 	bl	402e40 <_free_r>
  403a1a:	9b00      	ldr	r3, [sp, #0]
  403a1c:	6819      	ldr	r1, [r3, #0]
  403a1e:	e6df      	b.n	4037e0 <_malloc_r+0x2d8>
  403a20:	2001      	movs	r0, #1
  403a22:	f04f 0900 	mov.w	r9, #0
  403a26:	e6bc      	b.n	4037a2 <_malloc_r+0x29a>
  403a28:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403a2c:	d805      	bhi.n	403a3a <_malloc_r+0x532>
  403a2e:	0bda      	lsrs	r2, r3, #15
  403a30:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403a34:	00c9      	lsls	r1, r1, #3
  403a36:	3277      	adds	r2, #119	; 0x77
  403a38:	e720      	b.n	40387c <_malloc_r+0x374>
  403a3a:	f240 5154 	movw	r1, #1364	; 0x554
  403a3e:	428a      	cmp	r2, r1
  403a40:	d805      	bhi.n	403a4e <_malloc_r+0x546>
  403a42:	0c9a      	lsrs	r2, r3, #18
  403a44:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403a48:	00c9      	lsls	r1, r1, #3
  403a4a:	327c      	adds	r2, #124	; 0x7c
  403a4c:	e716      	b.n	40387c <_malloc_r+0x374>
  403a4e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403a52:	227e      	movs	r2, #126	; 0x7e
  403a54:	e712      	b.n	40387c <_malloc_r+0x374>
  403a56:	687b      	ldr	r3, [r7, #4]
  403a58:	e780      	b.n	40395c <_malloc_r+0x454>
  403a5a:	08f0      	lsrs	r0, r6, #3
  403a5c:	f106 0308 	add.w	r3, r6, #8
  403a60:	e600      	b.n	403664 <_malloc_r+0x15c>
  403a62:	bf00      	nop
  403a64:	20400a4c 	.word	0x20400a4c

00403a68 <_mbrtowc_r>:
  403a68:	b5f0      	push	{r4, r5, r6, r7, lr}
  403a6a:	b083      	sub	sp, #12
  403a6c:	4607      	mov	r7, r0
  403a6e:	9d08      	ldr	r5, [sp, #32]
  403a70:	b192      	cbz	r2, 403a98 <_mbrtowc_r+0x30>
  403a72:	4c11      	ldr	r4, [pc, #68]	; (403ab8 <_mbrtowc_r+0x50>)
  403a74:	4e11      	ldr	r6, [pc, #68]	; (403abc <_mbrtowc_r+0x54>)
  403a76:	6824      	ldr	r4, [r4, #0]
  403a78:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403a7a:	9500      	str	r5, [sp, #0]
  403a7c:	2c00      	cmp	r4, #0
  403a7e:	bf08      	it	eq
  403a80:	4634      	moveq	r4, r6
  403a82:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
  403a86:	47a0      	blx	r4
  403a88:	1c43      	adds	r3, r0, #1
  403a8a:	d103      	bne.n	403a94 <_mbrtowc_r+0x2c>
  403a8c:	2200      	movs	r2, #0
  403a8e:	238a      	movs	r3, #138	; 0x8a
  403a90:	602a      	str	r2, [r5, #0]
  403a92:	603b      	str	r3, [r7, #0]
  403a94:	b003      	add	sp, #12
  403a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403a98:	4b07      	ldr	r3, [pc, #28]	; (403ab8 <_mbrtowc_r+0x50>)
  403a9a:	4908      	ldr	r1, [pc, #32]	; (403abc <_mbrtowc_r+0x54>)
  403a9c:	681b      	ldr	r3, [r3, #0]
  403a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  403aa0:	9500      	str	r5, [sp, #0]
  403aa2:	2b00      	cmp	r3, #0
  403aa4:	bf08      	it	eq
  403aa6:	460b      	moveq	r3, r1
  403aa8:	4614      	mov	r4, r2
  403aaa:	4621      	mov	r1, r4
  403aac:	4a04      	ldr	r2, [pc, #16]	; (403ac0 <_mbrtowc_r+0x58>)
  403aae:	f8d3 40e4 	ldr.w	r4, [r3, #228]	; 0xe4
  403ab2:	2301      	movs	r3, #1
  403ab4:	47a0      	blx	r4
  403ab6:	e7e7      	b.n	403a88 <_mbrtowc_r+0x20>
  403ab8:	20400008 	.word	0x20400008
  403abc:	2040043c 	.word	0x2040043c
  403ac0:	0040531c 	.word	0x0040531c

00403ac4 <__ascii_mbtowc>:
  403ac4:	b082      	sub	sp, #8
  403ac6:	b149      	cbz	r1, 403adc <__ascii_mbtowc+0x18>
  403ac8:	b15a      	cbz	r2, 403ae2 <__ascii_mbtowc+0x1e>
  403aca:	b16b      	cbz	r3, 403ae8 <__ascii_mbtowc+0x24>
  403acc:	7813      	ldrb	r3, [r2, #0]
  403ace:	600b      	str	r3, [r1, #0]
  403ad0:	7812      	ldrb	r2, [r2, #0]
  403ad2:	1c10      	adds	r0, r2, #0
  403ad4:	bf18      	it	ne
  403ad6:	2001      	movne	r0, #1
  403ad8:	b002      	add	sp, #8
  403ada:	4770      	bx	lr
  403adc:	a901      	add	r1, sp, #4
  403ade:	2a00      	cmp	r2, #0
  403ae0:	d1f3      	bne.n	403aca <__ascii_mbtowc+0x6>
  403ae2:	4610      	mov	r0, r2
  403ae4:	b002      	add	sp, #8
  403ae6:	4770      	bx	lr
  403ae8:	f06f 0001 	mvn.w	r0, #1
  403aec:	e7f4      	b.n	403ad8 <__ascii_mbtowc+0x14>
  403aee:	bf00      	nop

00403af0 <memchr>:
  403af0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403af4:	2a10      	cmp	r2, #16
  403af6:	db2b      	blt.n	403b50 <memchr+0x60>
  403af8:	f010 0f07 	tst.w	r0, #7
  403afc:	d008      	beq.n	403b10 <memchr+0x20>
  403afe:	f810 3b01 	ldrb.w	r3, [r0], #1
  403b02:	3a01      	subs	r2, #1
  403b04:	428b      	cmp	r3, r1
  403b06:	d02d      	beq.n	403b64 <memchr+0x74>
  403b08:	f010 0f07 	tst.w	r0, #7
  403b0c:	b342      	cbz	r2, 403b60 <memchr+0x70>
  403b0e:	d1f6      	bne.n	403afe <memchr+0xe>
  403b10:	b4f0      	push	{r4, r5, r6, r7}
  403b12:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403b16:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  403b1a:	f022 0407 	bic.w	r4, r2, #7
  403b1e:	f07f 0700 	mvns.w	r7, #0
  403b22:	2300      	movs	r3, #0
  403b24:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403b28:	3c08      	subs	r4, #8
  403b2a:	ea85 0501 	eor.w	r5, r5, r1
  403b2e:	ea86 0601 	eor.w	r6, r6, r1
  403b32:	fa85 f547 	uadd8	r5, r5, r7
  403b36:	faa3 f587 	sel	r5, r3, r7
  403b3a:	fa86 f647 	uadd8	r6, r6, r7
  403b3e:	faa5 f687 	sel	r6, r5, r7
  403b42:	b98e      	cbnz	r6, 403b68 <memchr+0x78>
  403b44:	d1ee      	bne.n	403b24 <memchr+0x34>
  403b46:	bcf0      	pop	{r4, r5, r6, r7}
  403b48:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403b4c:	f002 0207 	and.w	r2, r2, #7
  403b50:	b132      	cbz	r2, 403b60 <memchr+0x70>
  403b52:	f810 3b01 	ldrb.w	r3, [r0], #1
  403b56:	3a01      	subs	r2, #1
  403b58:	ea83 0301 	eor.w	r3, r3, r1
  403b5c:	b113      	cbz	r3, 403b64 <memchr+0x74>
  403b5e:	d1f8      	bne.n	403b52 <memchr+0x62>
  403b60:	2000      	movs	r0, #0
  403b62:	4770      	bx	lr
  403b64:	3801      	subs	r0, #1
  403b66:	4770      	bx	lr
  403b68:	2d00      	cmp	r5, #0
  403b6a:	bf06      	itte	eq
  403b6c:	4635      	moveq	r5, r6
  403b6e:	3803      	subeq	r0, #3
  403b70:	3807      	subne	r0, #7
  403b72:	f015 0f01 	tst.w	r5, #1
  403b76:	d107      	bne.n	403b88 <memchr+0x98>
  403b78:	3001      	adds	r0, #1
  403b7a:	f415 7f80 	tst.w	r5, #256	; 0x100
  403b7e:	bf02      	ittt	eq
  403b80:	3001      	addeq	r0, #1
  403b82:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403b86:	3001      	addeq	r0, #1
  403b88:	bcf0      	pop	{r4, r5, r6, r7}
  403b8a:	3801      	subs	r0, #1
  403b8c:	4770      	bx	lr
  403b8e:	bf00      	nop

00403b90 <memcpy>:
  403b90:	4684      	mov	ip, r0
  403b92:	ea41 0300 	orr.w	r3, r1, r0
  403b96:	f013 0303 	ands.w	r3, r3, #3
  403b9a:	d16d      	bne.n	403c78 <memcpy+0xe8>
  403b9c:	3a40      	subs	r2, #64	; 0x40
  403b9e:	d341      	bcc.n	403c24 <memcpy+0x94>
  403ba0:	f851 3b04 	ldr.w	r3, [r1], #4
  403ba4:	f840 3b04 	str.w	r3, [r0], #4
  403ba8:	f851 3b04 	ldr.w	r3, [r1], #4
  403bac:	f840 3b04 	str.w	r3, [r0], #4
  403bb0:	f851 3b04 	ldr.w	r3, [r1], #4
  403bb4:	f840 3b04 	str.w	r3, [r0], #4
  403bb8:	f851 3b04 	ldr.w	r3, [r1], #4
  403bbc:	f840 3b04 	str.w	r3, [r0], #4
  403bc0:	f851 3b04 	ldr.w	r3, [r1], #4
  403bc4:	f840 3b04 	str.w	r3, [r0], #4
  403bc8:	f851 3b04 	ldr.w	r3, [r1], #4
  403bcc:	f840 3b04 	str.w	r3, [r0], #4
  403bd0:	f851 3b04 	ldr.w	r3, [r1], #4
  403bd4:	f840 3b04 	str.w	r3, [r0], #4
  403bd8:	f851 3b04 	ldr.w	r3, [r1], #4
  403bdc:	f840 3b04 	str.w	r3, [r0], #4
  403be0:	f851 3b04 	ldr.w	r3, [r1], #4
  403be4:	f840 3b04 	str.w	r3, [r0], #4
  403be8:	f851 3b04 	ldr.w	r3, [r1], #4
  403bec:	f840 3b04 	str.w	r3, [r0], #4
  403bf0:	f851 3b04 	ldr.w	r3, [r1], #4
  403bf4:	f840 3b04 	str.w	r3, [r0], #4
  403bf8:	f851 3b04 	ldr.w	r3, [r1], #4
  403bfc:	f840 3b04 	str.w	r3, [r0], #4
  403c00:	f851 3b04 	ldr.w	r3, [r1], #4
  403c04:	f840 3b04 	str.w	r3, [r0], #4
  403c08:	f851 3b04 	ldr.w	r3, [r1], #4
  403c0c:	f840 3b04 	str.w	r3, [r0], #4
  403c10:	f851 3b04 	ldr.w	r3, [r1], #4
  403c14:	f840 3b04 	str.w	r3, [r0], #4
  403c18:	f851 3b04 	ldr.w	r3, [r1], #4
  403c1c:	f840 3b04 	str.w	r3, [r0], #4
  403c20:	3a40      	subs	r2, #64	; 0x40
  403c22:	d2bd      	bcs.n	403ba0 <memcpy+0x10>
  403c24:	3230      	adds	r2, #48	; 0x30
  403c26:	d311      	bcc.n	403c4c <memcpy+0xbc>
  403c28:	f851 3b04 	ldr.w	r3, [r1], #4
  403c2c:	f840 3b04 	str.w	r3, [r0], #4
  403c30:	f851 3b04 	ldr.w	r3, [r1], #4
  403c34:	f840 3b04 	str.w	r3, [r0], #4
  403c38:	f851 3b04 	ldr.w	r3, [r1], #4
  403c3c:	f840 3b04 	str.w	r3, [r0], #4
  403c40:	f851 3b04 	ldr.w	r3, [r1], #4
  403c44:	f840 3b04 	str.w	r3, [r0], #4
  403c48:	3a10      	subs	r2, #16
  403c4a:	d2ed      	bcs.n	403c28 <memcpy+0x98>
  403c4c:	320c      	adds	r2, #12
  403c4e:	d305      	bcc.n	403c5c <memcpy+0xcc>
  403c50:	f851 3b04 	ldr.w	r3, [r1], #4
  403c54:	f840 3b04 	str.w	r3, [r0], #4
  403c58:	3a04      	subs	r2, #4
  403c5a:	d2f9      	bcs.n	403c50 <memcpy+0xc0>
  403c5c:	3204      	adds	r2, #4
  403c5e:	d008      	beq.n	403c72 <memcpy+0xe2>
  403c60:	07d2      	lsls	r2, r2, #31
  403c62:	bf1c      	itt	ne
  403c64:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403c68:	f800 3b01 	strbne.w	r3, [r0], #1
  403c6c:	d301      	bcc.n	403c72 <memcpy+0xe2>
  403c6e:	880b      	ldrh	r3, [r1, #0]
  403c70:	8003      	strh	r3, [r0, #0]
  403c72:	4660      	mov	r0, ip
  403c74:	4770      	bx	lr
  403c76:	bf00      	nop
  403c78:	2a08      	cmp	r2, #8
  403c7a:	d313      	bcc.n	403ca4 <memcpy+0x114>
  403c7c:	078b      	lsls	r3, r1, #30
  403c7e:	d08d      	beq.n	403b9c <memcpy+0xc>
  403c80:	f010 0303 	ands.w	r3, r0, #3
  403c84:	d08a      	beq.n	403b9c <memcpy+0xc>
  403c86:	f1c3 0304 	rsb	r3, r3, #4
  403c8a:	1ad2      	subs	r2, r2, r3
  403c8c:	07db      	lsls	r3, r3, #31
  403c8e:	bf1c      	itt	ne
  403c90:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403c94:	f800 3b01 	strbne.w	r3, [r0], #1
  403c98:	d380      	bcc.n	403b9c <memcpy+0xc>
  403c9a:	f831 3b02 	ldrh.w	r3, [r1], #2
  403c9e:	f820 3b02 	strh.w	r3, [r0], #2
  403ca2:	e77b      	b.n	403b9c <memcpy+0xc>
  403ca4:	3a04      	subs	r2, #4
  403ca6:	d3d9      	bcc.n	403c5c <memcpy+0xcc>
  403ca8:	3a01      	subs	r2, #1
  403caa:	f811 3b01 	ldrb.w	r3, [r1], #1
  403cae:	f800 3b01 	strb.w	r3, [r0], #1
  403cb2:	d2f9      	bcs.n	403ca8 <memcpy+0x118>
  403cb4:	780b      	ldrb	r3, [r1, #0]
  403cb6:	7003      	strb	r3, [r0, #0]
  403cb8:	784b      	ldrb	r3, [r1, #1]
  403cba:	7043      	strb	r3, [r0, #1]
  403cbc:	788b      	ldrb	r3, [r1, #2]
  403cbe:	7083      	strb	r3, [r0, #2]
  403cc0:	4660      	mov	r0, ip
  403cc2:	4770      	bx	lr

00403cc4 <memmove>:
  403cc4:	4288      	cmp	r0, r1
  403cc6:	b5f0      	push	{r4, r5, r6, r7, lr}
  403cc8:	d90d      	bls.n	403ce6 <memmove+0x22>
  403cca:	188b      	adds	r3, r1, r2
  403ccc:	4298      	cmp	r0, r3
  403cce:	d20a      	bcs.n	403ce6 <memmove+0x22>
  403cd0:	1884      	adds	r4, r0, r2
  403cd2:	2a00      	cmp	r2, #0
  403cd4:	d051      	beq.n	403d7a <memmove+0xb6>
  403cd6:	4622      	mov	r2, r4
  403cd8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  403cdc:	f802 4d01 	strb.w	r4, [r2, #-1]!
  403ce0:	4299      	cmp	r1, r3
  403ce2:	d1f9      	bne.n	403cd8 <memmove+0x14>
  403ce4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403ce6:	2a0f      	cmp	r2, #15
  403ce8:	d948      	bls.n	403d7c <memmove+0xb8>
  403cea:	ea41 0300 	orr.w	r3, r1, r0
  403cee:	079b      	lsls	r3, r3, #30
  403cf0:	d146      	bne.n	403d80 <memmove+0xbc>
  403cf2:	f100 0410 	add.w	r4, r0, #16
  403cf6:	f101 0310 	add.w	r3, r1, #16
  403cfa:	4615      	mov	r5, r2
  403cfc:	f853 6c10 	ldr.w	r6, [r3, #-16]
  403d00:	f844 6c10 	str.w	r6, [r4, #-16]
  403d04:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403d08:	f844 6c0c 	str.w	r6, [r4, #-12]
  403d0c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403d10:	f844 6c08 	str.w	r6, [r4, #-8]
  403d14:	3d10      	subs	r5, #16
  403d16:	f853 6c04 	ldr.w	r6, [r3, #-4]
  403d1a:	f844 6c04 	str.w	r6, [r4, #-4]
  403d1e:	2d0f      	cmp	r5, #15
  403d20:	f103 0310 	add.w	r3, r3, #16
  403d24:	f104 0410 	add.w	r4, r4, #16
  403d28:	d8e8      	bhi.n	403cfc <memmove+0x38>
  403d2a:	f1a2 0310 	sub.w	r3, r2, #16
  403d2e:	f023 030f 	bic.w	r3, r3, #15
  403d32:	f002 0e0f 	and.w	lr, r2, #15
  403d36:	3310      	adds	r3, #16
  403d38:	f1be 0f03 	cmp.w	lr, #3
  403d3c:	4419      	add	r1, r3
  403d3e:	4403      	add	r3, r0
  403d40:	d921      	bls.n	403d86 <memmove+0xc2>
  403d42:	1f1e      	subs	r6, r3, #4
  403d44:	460d      	mov	r5, r1
  403d46:	4674      	mov	r4, lr
  403d48:	3c04      	subs	r4, #4
  403d4a:	f855 7b04 	ldr.w	r7, [r5], #4
  403d4e:	f846 7f04 	str.w	r7, [r6, #4]!
  403d52:	2c03      	cmp	r4, #3
  403d54:	d8f8      	bhi.n	403d48 <memmove+0x84>
  403d56:	f1ae 0404 	sub.w	r4, lr, #4
  403d5a:	f024 0403 	bic.w	r4, r4, #3
  403d5e:	3404      	adds	r4, #4
  403d60:	4421      	add	r1, r4
  403d62:	4423      	add	r3, r4
  403d64:	f002 0203 	and.w	r2, r2, #3
  403d68:	b162      	cbz	r2, 403d84 <memmove+0xc0>
  403d6a:	3b01      	subs	r3, #1
  403d6c:	440a      	add	r2, r1
  403d6e:	f811 4b01 	ldrb.w	r4, [r1], #1
  403d72:	f803 4f01 	strb.w	r4, [r3, #1]!
  403d76:	428a      	cmp	r2, r1
  403d78:	d1f9      	bne.n	403d6e <memmove+0xaa>
  403d7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403d7c:	4603      	mov	r3, r0
  403d7e:	e7f3      	b.n	403d68 <memmove+0xa4>
  403d80:	4603      	mov	r3, r0
  403d82:	e7f2      	b.n	403d6a <memmove+0xa6>
  403d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403d86:	4672      	mov	r2, lr
  403d88:	e7ee      	b.n	403d68 <memmove+0xa4>
  403d8a:	bf00      	nop

00403d8c <__malloc_lock>:
  403d8c:	4801      	ldr	r0, [pc, #4]	; (403d94 <__malloc_lock+0x8>)
  403d8e:	f7ff bb37 	b.w	403400 <__retarget_lock_acquire_recursive>
  403d92:	bf00      	nop
  403d94:	20400a9c 	.word	0x20400a9c

00403d98 <__malloc_unlock>:
  403d98:	4801      	ldr	r0, [pc, #4]	; (403da0 <__malloc_unlock+0x8>)
  403d9a:	f7ff bb33 	b.w	403404 <__retarget_lock_release_recursive>
  403d9e:	bf00      	nop
  403da0:	20400a9c 	.word	0x20400a9c

00403da4 <_realloc_r>:
  403da4:	2900      	cmp	r1, #0
  403da6:	f000 8095 	beq.w	403ed4 <_realloc_r+0x130>
  403daa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403dae:	460d      	mov	r5, r1
  403db0:	4616      	mov	r6, r2
  403db2:	b083      	sub	sp, #12
  403db4:	4680      	mov	r8, r0
  403db6:	f106 070b 	add.w	r7, r6, #11
  403dba:	f7ff ffe7 	bl	403d8c <__malloc_lock>
  403dbe:	f855 ec04 	ldr.w	lr, [r5, #-4]
  403dc2:	2f16      	cmp	r7, #22
  403dc4:	f02e 0403 	bic.w	r4, lr, #3
  403dc8:	f1a5 0908 	sub.w	r9, r5, #8
  403dcc:	d83c      	bhi.n	403e48 <_realloc_r+0xa4>
  403dce:	2210      	movs	r2, #16
  403dd0:	4617      	mov	r7, r2
  403dd2:	42be      	cmp	r6, r7
  403dd4:	d83d      	bhi.n	403e52 <_realloc_r+0xae>
  403dd6:	4294      	cmp	r4, r2
  403dd8:	da43      	bge.n	403e62 <_realloc_r+0xbe>
  403dda:	4bc4      	ldr	r3, [pc, #784]	; (4040ec <_realloc_r+0x348>)
  403ddc:	6899      	ldr	r1, [r3, #8]
  403dde:	eb09 0004 	add.w	r0, r9, r4
  403de2:	4288      	cmp	r0, r1
  403de4:	f000 80b4 	beq.w	403f50 <_realloc_r+0x1ac>
  403de8:	6843      	ldr	r3, [r0, #4]
  403dea:	f023 0101 	bic.w	r1, r3, #1
  403dee:	4401      	add	r1, r0
  403df0:	6849      	ldr	r1, [r1, #4]
  403df2:	07c9      	lsls	r1, r1, #31
  403df4:	d54c      	bpl.n	403e90 <_realloc_r+0xec>
  403df6:	f01e 0f01 	tst.w	lr, #1
  403dfa:	f000 809b 	beq.w	403f34 <_realloc_r+0x190>
  403dfe:	4631      	mov	r1, r6
  403e00:	4640      	mov	r0, r8
  403e02:	f7ff fb81 	bl	403508 <_malloc_r>
  403e06:	4606      	mov	r6, r0
  403e08:	2800      	cmp	r0, #0
  403e0a:	d03a      	beq.n	403e82 <_realloc_r+0xde>
  403e0c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  403e10:	f023 0301 	bic.w	r3, r3, #1
  403e14:	444b      	add	r3, r9
  403e16:	f1a0 0208 	sub.w	r2, r0, #8
  403e1a:	429a      	cmp	r2, r3
  403e1c:	f000 8121 	beq.w	404062 <_realloc_r+0x2be>
  403e20:	1f22      	subs	r2, r4, #4
  403e22:	2a24      	cmp	r2, #36	; 0x24
  403e24:	f200 8107 	bhi.w	404036 <_realloc_r+0x292>
  403e28:	2a13      	cmp	r2, #19
  403e2a:	f200 80db 	bhi.w	403fe4 <_realloc_r+0x240>
  403e2e:	4603      	mov	r3, r0
  403e30:	462a      	mov	r2, r5
  403e32:	6811      	ldr	r1, [r2, #0]
  403e34:	6019      	str	r1, [r3, #0]
  403e36:	6851      	ldr	r1, [r2, #4]
  403e38:	6059      	str	r1, [r3, #4]
  403e3a:	6892      	ldr	r2, [r2, #8]
  403e3c:	609a      	str	r2, [r3, #8]
  403e3e:	4629      	mov	r1, r5
  403e40:	4640      	mov	r0, r8
  403e42:	f7fe fffd 	bl	402e40 <_free_r>
  403e46:	e01c      	b.n	403e82 <_realloc_r+0xde>
  403e48:	f027 0707 	bic.w	r7, r7, #7
  403e4c:	2f00      	cmp	r7, #0
  403e4e:	463a      	mov	r2, r7
  403e50:	dabf      	bge.n	403dd2 <_realloc_r+0x2e>
  403e52:	2600      	movs	r6, #0
  403e54:	230c      	movs	r3, #12
  403e56:	4630      	mov	r0, r6
  403e58:	f8c8 3000 	str.w	r3, [r8]
  403e5c:	b003      	add	sp, #12
  403e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e62:	462e      	mov	r6, r5
  403e64:	1be3      	subs	r3, r4, r7
  403e66:	2b0f      	cmp	r3, #15
  403e68:	d81e      	bhi.n	403ea8 <_realloc_r+0x104>
  403e6a:	f8d9 3004 	ldr.w	r3, [r9, #4]
  403e6e:	f003 0301 	and.w	r3, r3, #1
  403e72:	4323      	orrs	r3, r4
  403e74:	444c      	add	r4, r9
  403e76:	f8c9 3004 	str.w	r3, [r9, #4]
  403e7a:	6863      	ldr	r3, [r4, #4]
  403e7c:	f043 0301 	orr.w	r3, r3, #1
  403e80:	6063      	str	r3, [r4, #4]
  403e82:	4640      	mov	r0, r8
  403e84:	f7ff ff88 	bl	403d98 <__malloc_unlock>
  403e88:	4630      	mov	r0, r6
  403e8a:	b003      	add	sp, #12
  403e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e90:	f023 0303 	bic.w	r3, r3, #3
  403e94:	18e1      	adds	r1, r4, r3
  403e96:	4291      	cmp	r1, r2
  403e98:	db1f      	blt.n	403eda <_realloc_r+0x136>
  403e9a:	68c3      	ldr	r3, [r0, #12]
  403e9c:	6882      	ldr	r2, [r0, #8]
  403e9e:	462e      	mov	r6, r5
  403ea0:	60d3      	str	r3, [r2, #12]
  403ea2:	460c      	mov	r4, r1
  403ea4:	609a      	str	r2, [r3, #8]
  403ea6:	e7dd      	b.n	403e64 <_realloc_r+0xc0>
  403ea8:	f8d9 2004 	ldr.w	r2, [r9, #4]
  403eac:	eb09 0107 	add.w	r1, r9, r7
  403eb0:	f002 0201 	and.w	r2, r2, #1
  403eb4:	444c      	add	r4, r9
  403eb6:	f043 0301 	orr.w	r3, r3, #1
  403eba:	4317      	orrs	r7, r2
  403ebc:	f8c9 7004 	str.w	r7, [r9, #4]
  403ec0:	604b      	str	r3, [r1, #4]
  403ec2:	6863      	ldr	r3, [r4, #4]
  403ec4:	f043 0301 	orr.w	r3, r3, #1
  403ec8:	3108      	adds	r1, #8
  403eca:	6063      	str	r3, [r4, #4]
  403ecc:	4640      	mov	r0, r8
  403ece:	f7fe ffb7 	bl	402e40 <_free_r>
  403ed2:	e7d6      	b.n	403e82 <_realloc_r+0xde>
  403ed4:	4611      	mov	r1, r2
  403ed6:	f7ff bb17 	b.w	403508 <_malloc_r>
  403eda:	f01e 0f01 	tst.w	lr, #1
  403ede:	d18e      	bne.n	403dfe <_realloc_r+0x5a>
  403ee0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403ee4:	eba9 0a01 	sub.w	sl, r9, r1
  403ee8:	f8da 1004 	ldr.w	r1, [sl, #4]
  403eec:	f021 0103 	bic.w	r1, r1, #3
  403ef0:	440b      	add	r3, r1
  403ef2:	4423      	add	r3, r4
  403ef4:	4293      	cmp	r3, r2
  403ef6:	db25      	blt.n	403f44 <_realloc_r+0x1a0>
  403ef8:	68c2      	ldr	r2, [r0, #12]
  403efa:	6881      	ldr	r1, [r0, #8]
  403efc:	4656      	mov	r6, sl
  403efe:	60ca      	str	r2, [r1, #12]
  403f00:	6091      	str	r1, [r2, #8]
  403f02:	f8da 100c 	ldr.w	r1, [sl, #12]
  403f06:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403f0a:	1f22      	subs	r2, r4, #4
  403f0c:	2a24      	cmp	r2, #36	; 0x24
  403f0e:	60c1      	str	r1, [r0, #12]
  403f10:	6088      	str	r0, [r1, #8]
  403f12:	f200 8094 	bhi.w	40403e <_realloc_r+0x29a>
  403f16:	2a13      	cmp	r2, #19
  403f18:	d96f      	bls.n	403ffa <_realloc_r+0x256>
  403f1a:	6829      	ldr	r1, [r5, #0]
  403f1c:	f8ca 1008 	str.w	r1, [sl, #8]
  403f20:	6869      	ldr	r1, [r5, #4]
  403f22:	f8ca 100c 	str.w	r1, [sl, #12]
  403f26:	2a1b      	cmp	r2, #27
  403f28:	f200 80a2 	bhi.w	404070 <_realloc_r+0x2cc>
  403f2c:	3508      	adds	r5, #8
  403f2e:	f10a 0210 	add.w	r2, sl, #16
  403f32:	e063      	b.n	403ffc <_realloc_r+0x258>
  403f34:	f855 3c08 	ldr.w	r3, [r5, #-8]
  403f38:	eba9 0a03 	sub.w	sl, r9, r3
  403f3c:	f8da 1004 	ldr.w	r1, [sl, #4]
  403f40:	f021 0103 	bic.w	r1, r1, #3
  403f44:	1863      	adds	r3, r4, r1
  403f46:	4293      	cmp	r3, r2
  403f48:	f6ff af59 	blt.w	403dfe <_realloc_r+0x5a>
  403f4c:	4656      	mov	r6, sl
  403f4e:	e7d8      	b.n	403f02 <_realloc_r+0x15e>
  403f50:	6841      	ldr	r1, [r0, #4]
  403f52:	f021 0b03 	bic.w	fp, r1, #3
  403f56:	44a3      	add	fp, r4
  403f58:	f107 0010 	add.w	r0, r7, #16
  403f5c:	4583      	cmp	fp, r0
  403f5e:	da56      	bge.n	40400e <_realloc_r+0x26a>
  403f60:	f01e 0f01 	tst.w	lr, #1
  403f64:	f47f af4b 	bne.w	403dfe <_realloc_r+0x5a>
  403f68:	f855 1c08 	ldr.w	r1, [r5, #-8]
  403f6c:	eba9 0a01 	sub.w	sl, r9, r1
  403f70:	f8da 1004 	ldr.w	r1, [sl, #4]
  403f74:	f021 0103 	bic.w	r1, r1, #3
  403f78:	448b      	add	fp, r1
  403f7a:	4558      	cmp	r0, fp
  403f7c:	dce2      	bgt.n	403f44 <_realloc_r+0x1a0>
  403f7e:	4656      	mov	r6, sl
  403f80:	f8da 100c 	ldr.w	r1, [sl, #12]
  403f84:	f856 0f08 	ldr.w	r0, [r6, #8]!
  403f88:	1f22      	subs	r2, r4, #4
  403f8a:	2a24      	cmp	r2, #36	; 0x24
  403f8c:	60c1      	str	r1, [r0, #12]
  403f8e:	6088      	str	r0, [r1, #8]
  403f90:	f200 808f 	bhi.w	4040b2 <_realloc_r+0x30e>
  403f94:	2a13      	cmp	r2, #19
  403f96:	f240 808a 	bls.w	4040ae <_realloc_r+0x30a>
  403f9a:	6829      	ldr	r1, [r5, #0]
  403f9c:	f8ca 1008 	str.w	r1, [sl, #8]
  403fa0:	6869      	ldr	r1, [r5, #4]
  403fa2:	f8ca 100c 	str.w	r1, [sl, #12]
  403fa6:	2a1b      	cmp	r2, #27
  403fa8:	f200 808a 	bhi.w	4040c0 <_realloc_r+0x31c>
  403fac:	3508      	adds	r5, #8
  403fae:	f10a 0210 	add.w	r2, sl, #16
  403fb2:	6829      	ldr	r1, [r5, #0]
  403fb4:	6011      	str	r1, [r2, #0]
  403fb6:	6869      	ldr	r1, [r5, #4]
  403fb8:	6051      	str	r1, [r2, #4]
  403fba:	68a9      	ldr	r1, [r5, #8]
  403fbc:	6091      	str	r1, [r2, #8]
  403fbe:	eb0a 0107 	add.w	r1, sl, r7
  403fc2:	ebab 0207 	sub.w	r2, fp, r7
  403fc6:	f042 0201 	orr.w	r2, r2, #1
  403fca:	6099      	str	r1, [r3, #8]
  403fcc:	604a      	str	r2, [r1, #4]
  403fce:	f8da 3004 	ldr.w	r3, [sl, #4]
  403fd2:	f003 0301 	and.w	r3, r3, #1
  403fd6:	431f      	orrs	r7, r3
  403fd8:	4640      	mov	r0, r8
  403fda:	f8ca 7004 	str.w	r7, [sl, #4]
  403fde:	f7ff fedb 	bl	403d98 <__malloc_unlock>
  403fe2:	e751      	b.n	403e88 <_realloc_r+0xe4>
  403fe4:	682b      	ldr	r3, [r5, #0]
  403fe6:	6003      	str	r3, [r0, #0]
  403fe8:	686b      	ldr	r3, [r5, #4]
  403fea:	6043      	str	r3, [r0, #4]
  403fec:	2a1b      	cmp	r2, #27
  403fee:	d82d      	bhi.n	40404c <_realloc_r+0x2a8>
  403ff0:	f100 0308 	add.w	r3, r0, #8
  403ff4:	f105 0208 	add.w	r2, r5, #8
  403ff8:	e71b      	b.n	403e32 <_realloc_r+0x8e>
  403ffa:	4632      	mov	r2, r6
  403ffc:	6829      	ldr	r1, [r5, #0]
  403ffe:	6011      	str	r1, [r2, #0]
  404000:	6869      	ldr	r1, [r5, #4]
  404002:	6051      	str	r1, [r2, #4]
  404004:	68a9      	ldr	r1, [r5, #8]
  404006:	6091      	str	r1, [r2, #8]
  404008:	461c      	mov	r4, r3
  40400a:	46d1      	mov	r9, sl
  40400c:	e72a      	b.n	403e64 <_realloc_r+0xc0>
  40400e:	eb09 0107 	add.w	r1, r9, r7
  404012:	ebab 0b07 	sub.w	fp, fp, r7
  404016:	f04b 0201 	orr.w	r2, fp, #1
  40401a:	6099      	str	r1, [r3, #8]
  40401c:	604a      	str	r2, [r1, #4]
  40401e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404022:	f003 0301 	and.w	r3, r3, #1
  404026:	431f      	orrs	r7, r3
  404028:	4640      	mov	r0, r8
  40402a:	f845 7c04 	str.w	r7, [r5, #-4]
  40402e:	f7ff feb3 	bl	403d98 <__malloc_unlock>
  404032:	462e      	mov	r6, r5
  404034:	e728      	b.n	403e88 <_realloc_r+0xe4>
  404036:	4629      	mov	r1, r5
  404038:	f7ff fe44 	bl	403cc4 <memmove>
  40403c:	e6ff      	b.n	403e3e <_realloc_r+0x9a>
  40403e:	4629      	mov	r1, r5
  404040:	4630      	mov	r0, r6
  404042:	461c      	mov	r4, r3
  404044:	46d1      	mov	r9, sl
  404046:	f7ff fe3d 	bl	403cc4 <memmove>
  40404a:	e70b      	b.n	403e64 <_realloc_r+0xc0>
  40404c:	68ab      	ldr	r3, [r5, #8]
  40404e:	6083      	str	r3, [r0, #8]
  404050:	68eb      	ldr	r3, [r5, #12]
  404052:	60c3      	str	r3, [r0, #12]
  404054:	2a24      	cmp	r2, #36	; 0x24
  404056:	d017      	beq.n	404088 <_realloc_r+0x2e4>
  404058:	f100 0310 	add.w	r3, r0, #16
  40405c:	f105 0210 	add.w	r2, r5, #16
  404060:	e6e7      	b.n	403e32 <_realloc_r+0x8e>
  404062:	f850 3c04 	ldr.w	r3, [r0, #-4]
  404066:	f023 0303 	bic.w	r3, r3, #3
  40406a:	441c      	add	r4, r3
  40406c:	462e      	mov	r6, r5
  40406e:	e6f9      	b.n	403e64 <_realloc_r+0xc0>
  404070:	68a9      	ldr	r1, [r5, #8]
  404072:	f8ca 1010 	str.w	r1, [sl, #16]
  404076:	68e9      	ldr	r1, [r5, #12]
  404078:	f8ca 1014 	str.w	r1, [sl, #20]
  40407c:	2a24      	cmp	r2, #36	; 0x24
  40407e:	d00c      	beq.n	40409a <_realloc_r+0x2f6>
  404080:	3510      	adds	r5, #16
  404082:	f10a 0218 	add.w	r2, sl, #24
  404086:	e7b9      	b.n	403ffc <_realloc_r+0x258>
  404088:	692b      	ldr	r3, [r5, #16]
  40408a:	6103      	str	r3, [r0, #16]
  40408c:	696b      	ldr	r3, [r5, #20]
  40408e:	6143      	str	r3, [r0, #20]
  404090:	f105 0218 	add.w	r2, r5, #24
  404094:	f100 0318 	add.w	r3, r0, #24
  404098:	e6cb      	b.n	403e32 <_realloc_r+0x8e>
  40409a:	692a      	ldr	r2, [r5, #16]
  40409c:	f8ca 2018 	str.w	r2, [sl, #24]
  4040a0:	696a      	ldr	r2, [r5, #20]
  4040a2:	f8ca 201c 	str.w	r2, [sl, #28]
  4040a6:	3518      	adds	r5, #24
  4040a8:	f10a 0220 	add.w	r2, sl, #32
  4040ac:	e7a6      	b.n	403ffc <_realloc_r+0x258>
  4040ae:	4632      	mov	r2, r6
  4040b0:	e77f      	b.n	403fb2 <_realloc_r+0x20e>
  4040b2:	4629      	mov	r1, r5
  4040b4:	4630      	mov	r0, r6
  4040b6:	9301      	str	r3, [sp, #4]
  4040b8:	f7ff fe04 	bl	403cc4 <memmove>
  4040bc:	9b01      	ldr	r3, [sp, #4]
  4040be:	e77e      	b.n	403fbe <_realloc_r+0x21a>
  4040c0:	68a9      	ldr	r1, [r5, #8]
  4040c2:	f8ca 1010 	str.w	r1, [sl, #16]
  4040c6:	68e9      	ldr	r1, [r5, #12]
  4040c8:	f8ca 1014 	str.w	r1, [sl, #20]
  4040cc:	2a24      	cmp	r2, #36	; 0x24
  4040ce:	d003      	beq.n	4040d8 <_realloc_r+0x334>
  4040d0:	3510      	adds	r5, #16
  4040d2:	f10a 0218 	add.w	r2, sl, #24
  4040d6:	e76c      	b.n	403fb2 <_realloc_r+0x20e>
  4040d8:	692a      	ldr	r2, [r5, #16]
  4040da:	f8ca 2018 	str.w	r2, [sl, #24]
  4040de:	696a      	ldr	r2, [r5, #20]
  4040e0:	f8ca 201c 	str.w	r2, [sl, #28]
  4040e4:	3518      	adds	r5, #24
  4040e6:	f10a 0220 	add.w	r2, sl, #32
  4040ea:	e762      	b.n	403fb2 <_realloc_r+0x20e>
  4040ec:	204005a8 	.word	0x204005a8

004040f0 <lflush>:
  4040f0:	8983      	ldrh	r3, [r0, #12]
  4040f2:	f003 0309 	and.w	r3, r3, #9
  4040f6:	2b09      	cmp	r3, #9
  4040f8:	d001      	beq.n	4040fe <lflush+0xe>
  4040fa:	2000      	movs	r0, #0
  4040fc:	4770      	bx	lr
  4040fe:	f7fe bc57 	b.w	4029b0 <fflush>
  404102:	bf00      	nop

00404104 <__srefill_r>:
  404104:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404106:	460c      	mov	r4, r1
  404108:	4605      	mov	r5, r0
  40410a:	b110      	cbz	r0, 404112 <__srefill_r+0xe>
  40410c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40410e:	2b00      	cmp	r3, #0
  404110:	d045      	beq.n	40419e <__srefill_r+0x9a>
  404112:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404116:	b29a      	uxth	r2, r3
  404118:	0497      	lsls	r7, r2, #18
  40411a:	d407      	bmi.n	40412c <__srefill_r+0x28>
  40411c:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40411e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404122:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  404126:	6662      	str	r2, [r4, #100]	; 0x64
  404128:	81a3      	strh	r3, [r4, #12]
  40412a:	b29a      	uxth	r2, r3
  40412c:	2100      	movs	r1, #0
  40412e:	0696      	lsls	r6, r2, #26
  404130:	6061      	str	r1, [r4, #4]
  404132:	d431      	bmi.n	404198 <__srefill_r+0x94>
  404134:	0750      	lsls	r0, r2, #29
  404136:	d522      	bpl.n	40417e <__srefill_r+0x7a>
  404138:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40413a:	b161      	cbz	r1, 404156 <__srefill_r+0x52>
  40413c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404140:	4299      	cmp	r1, r3
  404142:	d002      	beq.n	40414a <__srefill_r+0x46>
  404144:	4628      	mov	r0, r5
  404146:	f7fe fe7b 	bl	402e40 <_free_r>
  40414a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  40414c:	6063      	str	r3, [r4, #4]
  40414e:	2000      	movs	r0, #0
  404150:	6320      	str	r0, [r4, #48]	; 0x30
  404152:	2b00      	cmp	r3, #0
  404154:	d13f      	bne.n	4041d6 <__srefill_r+0xd2>
  404156:	6923      	ldr	r3, [r4, #16]
  404158:	2b00      	cmp	r3, #0
  40415a:	d04c      	beq.n	4041f6 <__srefill_r+0xf2>
  40415c:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
  404160:	b2be      	uxth	r6, r7
  404162:	07b3      	lsls	r3, r6, #30
  404164:	d11e      	bne.n	4041a4 <__srefill_r+0xa0>
  404166:	6922      	ldr	r2, [r4, #16]
  404168:	6022      	str	r2, [r4, #0]
  40416a:	4628      	mov	r0, r5
  40416c:	6963      	ldr	r3, [r4, #20]
  40416e:	6a25      	ldr	r5, [r4, #32]
  404170:	69e1      	ldr	r1, [r4, #28]
  404172:	47a8      	blx	r5
  404174:	2800      	cmp	r0, #0
  404176:	6060      	str	r0, [r4, #4]
  404178:	dd09      	ble.n	40418e <__srefill_r+0x8a>
  40417a:	2000      	movs	r0, #0
  40417c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40417e:	06d1      	lsls	r1, r2, #27
  404180:	d53e      	bpl.n	404200 <__srefill_r+0xfc>
  404182:	0712      	lsls	r2, r2, #28
  404184:	d42a      	bmi.n	4041dc <__srefill_r+0xd8>
  404186:	f043 0304 	orr.w	r3, r3, #4
  40418a:	81a3      	strh	r3, [r4, #12]
  40418c:	e7e3      	b.n	404156 <__srefill_r+0x52>
  40418e:	89a3      	ldrh	r3, [r4, #12]
  404190:	d119      	bne.n	4041c6 <__srefill_r+0xc2>
  404192:	f043 0320 	orr.w	r3, r3, #32
  404196:	81a3      	strh	r3, [r4, #12]
  404198:	f04f 30ff 	mov.w	r0, #4294967295
  40419c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40419e:	f7fe fc47 	bl	402a30 <__sinit>
  4041a2:	e7b6      	b.n	404112 <__srefill_r+0xe>
  4041a4:	4b1a      	ldr	r3, [pc, #104]	; (404210 <__srefill_r+0x10c>)
  4041a6:	491b      	ldr	r1, [pc, #108]	; (404214 <__srefill_r+0x110>)
  4041a8:	6818      	ldr	r0, [r3, #0]
  4041aa:	2301      	movs	r3, #1
  4041ac:	81a3      	strh	r3, [r4, #12]
  4041ae:	f006 0609 	and.w	r6, r6, #9
  4041b2:	f7ff f8a3 	bl	4032fc <_fwalk>
  4041b6:	2e09      	cmp	r6, #9
  4041b8:	81a7      	strh	r7, [r4, #12]
  4041ba:	d1d4      	bne.n	404166 <__srefill_r+0x62>
  4041bc:	4621      	mov	r1, r4
  4041be:	4628      	mov	r0, r5
  4041c0:	f7fe fb2c 	bl	40281c <__sflush_r>
  4041c4:	e7cf      	b.n	404166 <__srefill_r+0x62>
  4041c6:	2200      	movs	r2, #0
  4041c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4041cc:	81a3      	strh	r3, [r4, #12]
  4041ce:	6062      	str	r2, [r4, #4]
  4041d0:	f04f 30ff 	mov.w	r0, #4294967295
  4041d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4041d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4041d8:	6023      	str	r3, [r4, #0]
  4041da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4041dc:	4621      	mov	r1, r4
  4041de:	4628      	mov	r0, r5
  4041e0:	f7fe fbbc 	bl	40295c <_fflush_r>
  4041e4:	2800      	cmp	r0, #0
  4041e6:	d1d7      	bne.n	404198 <__srefill_r+0x94>
  4041e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4041ec:	60a0      	str	r0, [r4, #8]
  4041ee:	61a0      	str	r0, [r4, #24]
  4041f0:	f023 0308 	bic.w	r3, r3, #8
  4041f4:	e7c7      	b.n	404186 <__srefill_r+0x82>
  4041f6:	4621      	mov	r1, r4
  4041f8:	4628      	mov	r0, r5
  4041fa:	f7ff f933 	bl	403464 <__smakebuf_r>
  4041fe:	e7ad      	b.n	40415c <__srefill_r+0x58>
  404200:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404204:	2209      	movs	r2, #9
  404206:	602a      	str	r2, [r5, #0]
  404208:	f04f 30ff 	mov.w	r0, #4294967295
  40420c:	81a3      	strh	r3, [r4, #12]
  40420e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404210:	00405308 	.word	0x00405308
  404214:	004040f1 	.word	0x004040f1

00404218 <_sbrk_r>:
  404218:	b538      	push	{r3, r4, r5, lr}
  40421a:	4c07      	ldr	r4, [pc, #28]	; (404238 <_sbrk_r+0x20>)
  40421c:	2300      	movs	r3, #0
  40421e:	4605      	mov	r5, r0
  404220:	4608      	mov	r0, r1
  404222:	6023      	str	r3, [r4, #0]
  404224:	f7fc fbda 	bl	4009dc <_sbrk>
  404228:	1c43      	adds	r3, r0, #1
  40422a:	d000      	beq.n	40422e <_sbrk_r+0x16>
  40422c:	bd38      	pop	{r3, r4, r5, pc}
  40422e:	6823      	ldr	r3, [r4, #0]
  404230:	2b00      	cmp	r3, #0
  404232:	d0fb      	beq.n	40422c <_sbrk_r+0x14>
  404234:	602b      	str	r3, [r5, #0]
  404236:	bd38      	pop	{r3, r4, r5, pc}
  404238:	20400ab0 	.word	0x20400ab0

0040423c <__sccl>:
  40423c:	b470      	push	{r4, r5, r6}
  40423e:	780c      	ldrb	r4, [r1, #0]
  404240:	2c5e      	cmp	r4, #94	; 0x5e
  404242:	d02f      	beq.n	4042a4 <__sccl+0x68>
  404244:	2200      	movs	r2, #0
  404246:	1c4d      	adds	r5, r1, #1
  404248:	4616      	mov	r6, r2
  40424a:	1e43      	subs	r3, r0, #1
  40424c:	f100 01ff 	add.w	r1, r0, #255	; 0xff
  404250:	f803 2f01 	strb.w	r2, [r3, #1]!
  404254:	428b      	cmp	r3, r1
  404256:	d1fb      	bne.n	404250 <__sccl+0x14>
  404258:	b174      	cbz	r4, 404278 <__sccl+0x3c>
  40425a:	f086 0201 	eor.w	r2, r6, #1
  40425e:	5502      	strb	r2, [r0, r4]
  404260:	1c6e      	adds	r6, r5, #1
  404262:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  404266:	2b2d      	cmp	r3, #45	; 0x2d
  404268:	4631      	mov	r1, r6
  40426a:	d00d      	beq.n	404288 <__sccl+0x4c>
  40426c:	2b5d      	cmp	r3, #93	; 0x5d
  40426e:	d004      	beq.n	40427a <__sccl+0x3e>
  404270:	b133      	cbz	r3, 404280 <__sccl+0x44>
  404272:	461c      	mov	r4, r3
  404274:	4635      	mov	r5, r6
  404276:	e7f2      	b.n	40425e <__sccl+0x22>
  404278:	1e69      	subs	r1, r5, #1
  40427a:	4608      	mov	r0, r1
  40427c:	bc70      	pop	{r4, r5, r6}
  40427e:	4770      	bx	lr
  404280:	4629      	mov	r1, r5
  404282:	4608      	mov	r0, r1
  404284:	bc70      	pop	{r4, r5, r6}
  404286:	4770      	bx	lr
  404288:	7869      	ldrb	r1, [r5, #1]
  40428a:	295d      	cmp	r1, #93	; 0x5d
  40428c:	d0f1      	beq.n	404272 <__sccl+0x36>
  40428e:	428c      	cmp	r4, r1
  404290:	dcef      	bgt.n	404272 <__sccl+0x36>
  404292:	3502      	adds	r5, #2
  404294:	1903      	adds	r3, r0, r4
  404296:	3401      	adds	r4, #1
  404298:	42a1      	cmp	r1, r4
  40429a:	f803 2f01 	strb.w	r2, [r3, #1]!
  40429e:	dcfa      	bgt.n	404296 <__sccl+0x5a>
  4042a0:	3602      	adds	r6, #2
  4042a2:	e7de      	b.n	404262 <__sccl+0x26>
  4042a4:	2201      	movs	r2, #1
  4042a6:	784c      	ldrb	r4, [r1, #1]
  4042a8:	4616      	mov	r6, r2
  4042aa:	1c8d      	adds	r5, r1, #2
  4042ac:	e7cd      	b.n	40424a <__sccl+0xe>
  4042ae:	bf00      	nop

004042b0 <__sread>:
  4042b0:	b510      	push	{r4, lr}
  4042b2:	460c      	mov	r4, r1
  4042b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4042b8:	f000 fe6c 	bl	404f94 <_read_r>
  4042bc:	2800      	cmp	r0, #0
  4042be:	db03      	blt.n	4042c8 <__sread+0x18>
  4042c0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4042c2:	4403      	add	r3, r0
  4042c4:	6523      	str	r3, [r4, #80]	; 0x50
  4042c6:	bd10      	pop	{r4, pc}
  4042c8:	89a3      	ldrh	r3, [r4, #12]
  4042ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  4042ce:	81a3      	strh	r3, [r4, #12]
  4042d0:	bd10      	pop	{r4, pc}
  4042d2:	bf00      	nop

004042d4 <__swrite>:
  4042d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4042d8:	4616      	mov	r6, r2
  4042da:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4042de:	461f      	mov	r7, r3
  4042e0:	05d3      	lsls	r3, r2, #23
  4042e2:	460c      	mov	r4, r1
  4042e4:	4605      	mov	r5, r0
  4042e6:	d507      	bpl.n	4042f8 <__swrite+0x24>
  4042e8:	2200      	movs	r2, #0
  4042ea:	2302      	movs	r3, #2
  4042ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4042f0:	f000 fe3a 	bl	404f68 <_lseek_r>
  4042f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4042f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4042fc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  404300:	81a2      	strh	r2, [r4, #12]
  404302:	463b      	mov	r3, r7
  404304:	4632      	mov	r2, r6
  404306:	4628      	mov	r0, r5
  404308:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40430c:	f000 bd1a 	b.w	404d44 <_write_r>

00404310 <__sseek>:
  404310:	b510      	push	{r4, lr}
  404312:	460c      	mov	r4, r1
  404314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404318:	f000 fe26 	bl	404f68 <_lseek_r>
  40431c:	89a3      	ldrh	r3, [r4, #12]
  40431e:	1c42      	adds	r2, r0, #1
  404320:	bf0e      	itee	eq
  404322:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  404326:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40432a:	6520      	strne	r0, [r4, #80]	; 0x50
  40432c:	81a3      	strh	r3, [r4, #12]
  40432e:	bd10      	pop	{r4, pc}

00404330 <__sclose>:
  404330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404334:	f000 bd7e 	b.w	404e34 <_close_r>
	...

00404340 <strlen>:
  404340:	f890 f000 	pld	[r0]
  404344:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404348:	f020 0107 	bic.w	r1, r0, #7
  40434c:	f06f 0c00 	mvn.w	ip, #0
  404350:	f010 0407 	ands.w	r4, r0, #7
  404354:	f891 f020 	pld	[r1, #32]
  404358:	f040 8049 	bne.w	4043ee <strlen+0xae>
  40435c:	f04f 0400 	mov.w	r4, #0
  404360:	f06f 0007 	mvn.w	r0, #7
  404364:	e9d1 2300 	ldrd	r2, r3, [r1]
  404368:	f891 f040 	pld	[r1, #64]	; 0x40
  40436c:	f100 0008 	add.w	r0, r0, #8
  404370:	fa82 f24c 	uadd8	r2, r2, ip
  404374:	faa4 f28c 	sel	r2, r4, ip
  404378:	fa83 f34c 	uadd8	r3, r3, ip
  40437c:	faa2 f38c 	sel	r3, r2, ip
  404380:	bb4b      	cbnz	r3, 4043d6 <strlen+0x96>
  404382:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  404386:	fa82 f24c 	uadd8	r2, r2, ip
  40438a:	f100 0008 	add.w	r0, r0, #8
  40438e:	faa4 f28c 	sel	r2, r4, ip
  404392:	fa83 f34c 	uadd8	r3, r3, ip
  404396:	faa2 f38c 	sel	r3, r2, ip
  40439a:	b9e3      	cbnz	r3, 4043d6 <strlen+0x96>
  40439c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4043a0:	fa82 f24c 	uadd8	r2, r2, ip
  4043a4:	f100 0008 	add.w	r0, r0, #8
  4043a8:	faa4 f28c 	sel	r2, r4, ip
  4043ac:	fa83 f34c 	uadd8	r3, r3, ip
  4043b0:	faa2 f38c 	sel	r3, r2, ip
  4043b4:	b97b      	cbnz	r3, 4043d6 <strlen+0x96>
  4043b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4043ba:	f101 0120 	add.w	r1, r1, #32
  4043be:	fa82 f24c 	uadd8	r2, r2, ip
  4043c2:	f100 0008 	add.w	r0, r0, #8
  4043c6:	faa4 f28c 	sel	r2, r4, ip
  4043ca:	fa83 f34c 	uadd8	r3, r3, ip
  4043ce:	faa2 f38c 	sel	r3, r2, ip
  4043d2:	2b00      	cmp	r3, #0
  4043d4:	d0c6      	beq.n	404364 <strlen+0x24>
  4043d6:	2a00      	cmp	r2, #0
  4043d8:	bf04      	itt	eq
  4043da:	3004      	addeq	r0, #4
  4043dc:	461a      	moveq	r2, r3
  4043de:	ba12      	rev	r2, r2
  4043e0:	fab2 f282 	clz	r2, r2
  4043e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4043e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4043ec:	4770      	bx	lr
  4043ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4043f2:	f004 0503 	and.w	r5, r4, #3
  4043f6:	f1c4 0000 	rsb	r0, r4, #0
  4043fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4043fe:	f014 0f04 	tst.w	r4, #4
  404402:	f891 f040 	pld	[r1, #64]	; 0x40
  404406:	fa0c f505 	lsl.w	r5, ip, r5
  40440a:	ea62 0205 	orn	r2, r2, r5
  40440e:	bf1c      	itt	ne
  404410:	ea63 0305 	ornne	r3, r3, r5
  404414:	4662      	movne	r2, ip
  404416:	f04f 0400 	mov.w	r4, #0
  40441a:	e7a9      	b.n	404370 <strlen+0x30>

0040441c <_strtol_l.isra.0>:
  40441c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404420:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  404424:	460f      	mov	r7, r1
  404426:	4680      	mov	r8, r0
  404428:	4616      	mov	r6, r2
  40442a:	461d      	mov	r5, r3
  40442c:	468a      	mov	sl, r1
  40442e:	e000      	b.n	404432 <_strtol_l.isra.0+0x16>
  404430:	46a2      	mov	sl, r4
  404432:	4654      	mov	r4, sl
  404434:	4648      	mov	r0, r9
  404436:	f814 bb01 	ldrb.w	fp, [r4], #1
  40443a:	f7fe ffcb 	bl	4033d4 <__locale_ctype_ptr_l>
  40443e:	4458      	add	r0, fp
  404440:	7842      	ldrb	r2, [r0, #1]
  404442:	f012 0208 	ands.w	r2, r2, #8
  404446:	d1f3      	bne.n	404430 <_strtol_l.isra.0+0x14>
  404448:	f1bb 0f2d 	cmp.w	fp, #45	; 0x2d
  40444c:	d04f      	beq.n	4044ee <_strtol_l.isra.0+0xd2>
  40444e:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
  404452:	bf04      	itt	eq
  404454:	f894 b000 	ldrbeq.w	fp, [r4]
  404458:	f10a 0402 	addeq.w	r4, sl, #2
  40445c:	b11d      	cbz	r5, 404466 <_strtol_l.isra.0+0x4a>
  40445e:	2d10      	cmp	r5, #16
  404460:	d056      	beq.n	404510 <_strtol_l.isra.0+0xf4>
  404462:	46ac      	mov	ip, r5
  404464:	e004      	b.n	404470 <_strtol_l.isra.0+0x54>
  404466:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  40446a:	d060      	beq.n	40452e <_strtol_l.isra.0+0x112>
  40446c:	250a      	movs	r5, #10
  40446e:	46ac      	mov	ip, r5
  404470:	2a00      	cmp	r2, #0
  404472:	bf0c      	ite	eq
  404474:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
  404478:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
  40447c:	2100      	movs	r1, #0
  40447e:	fbb9 fefc 	udiv	lr, r9, ip
  404482:	4608      	mov	r0, r1
  404484:	fb0c 9a1e 	mls	sl, ip, lr, r9
  404488:	e005      	b.n	404496 <_strtol_l.isra.0+0x7a>
  40448a:	d029      	beq.n	4044e0 <_strtol_l.isra.0+0xc4>
  40448c:	fb0c 3000 	mla	r0, ip, r0, r3
  404490:	2101      	movs	r1, #1
  404492:	f814 bb01 	ldrb.w	fp, [r4], #1
  404496:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
  40449a:	2b09      	cmp	r3, #9
  40449c:	d905      	bls.n	4044aa <_strtol_l.isra.0+0x8e>
  40449e:	f1ab 0341 	sub.w	r3, fp, #65	; 0x41
  4044a2:	2b19      	cmp	r3, #25
  4044a4:	d80b      	bhi.n	4044be <_strtol_l.isra.0+0xa2>
  4044a6:	f1ab 0337 	sub.w	r3, fp, #55	; 0x37
  4044aa:	429d      	cmp	r5, r3
  4044ac:	dd0f      	ble.n	4044ce <_strtol_l.isra.0+0xb2>
  4044ae:	f1b1 3fff 	cmp.w	r1, #4294967295
  4044b2:	d0ee      	beq.n	404492 <_strtol_l.isra.0+0x76>
  4044b4:	4586      	cmp	lr, r0
  4044b6:	d2e8      	bcs.n	40448a <_strtol_l.isra.0+0x6e>
  4044b8:	f04f 31ff 	mov.w	r1, #4294967295
  4044bc:	e7e9      	b.n	404492 <_strtol_l.isra.0+0x76>
  4044be:	f1ab 0361 	sub.w	r3, fp, #97	; 0x61
  4044c2:	2b19      	cmp	r3, #25
  4044c4:	d803      	bhi.n	4044ce <_strtol_l.isra.0+0xb2>
  4044c6:	f1ab 0357 	sub.w	r3, fp, #87	; 0x57
  4044ca:	429d      	cmp	r5, r3
  4044cc:	dcef      	bgt.n	4044ae <_strtol_l.isra.0+0x92>
  4044ce:	1c4b      	adds	r3, r1, #1
  4044d0:	d013      	beq.n	4044fa <_strtol_l.isra.0+0xde>
  4044d2:	b102      	cbz	r2, 4044d6 <_strtol_l.isra.0+0xba>
  4044d4:	4240      	negs	r0, r0
  4044d6:	b146      	cbz	r6, 4044ea <_strtol_l.isra.0+0xce>
  4044d8:	b9c1      	cbnz	r1, 40450c <_strtol_l.isra.0+0xf0>
  4044da:	6037      	str	r7, [r6, #0]
  4044dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044e0:	459a      	cmp	sl, r3
  4044e2:	dad3      	bge.n	40448c <_strtol_l.isra.0+0x70>
  4044e4:	f04f 31ff 	mov.w	r1, #4294967295
  4044e8:	e7d3      	b.n	404492 <_strtol_l.isra.0+0x76>
  4044ea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044ee:	f894 b000 	ldrb.w	fp, [r4]
  4044f2:	2201      	movs	r2, #1
  4044f4:	f10a 0402 	add.w	r4, sl, #2
  4044f8:	e7b0      	b.n	40445c <_strtol_l.isra.0+0x40>
  4044fa:	2322      	movs	r3, #34	; 0x22
  4044fc:	f8c8 3000 	str.w	r3, [r8]
  404500:	b1ee      	cbz	r6, 40453e <_strtol_l.isra.0+0x122>
  404502:	1e67      	subs	r7, r4, #1
  404504:	4648      	mov	r0, r9
  404506:	6037      	str	r7, [r6, #0]
  404508:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40450c:	4681      	mov	r9, r0
  40450e:	e7f8      	b.n	404502 <_strtol_l.isra.0+0xe6>
  404510:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  404514:	d1a5      	bne.n	404462 <_strtol_l.isra.0+0x46>
  404516:	7823      	ldrb	r3, [r4, #0]
  404518:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  40451c:	2b58      	cmp	r3, #88	; 0x58
  40451e:	d1a0      	bne.n	404462 <_strtol_l.isra.0+0x46>
  404520:	f04f 0c10 	mov.w	ip, #16
  404524:	f894 b001 	ldrb.w	fp, [r4, #1]
  404528:	4665      	mov	r5, ip
  40452a:	3402      	adds	r4, #2
  40452c:	e7a0      	b.n	404470 <_strtol_l.isra.0+0x54>
  40452e:	7823      	ldrb	r3, [r4, #0]
  404530:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  404534:	2b58      	cmp	r3, #88	; 0x58
  404536:	d0f3      	beq.n	404520 <_strtol_l.isra.0+0x104>
  404538:	2508      	movs	r5, #8
  40453a:	46ac      	mov	ip, r5
  40453c:	e798      	b.n	404470 <_strtol_l.isra.0+0x54>
  40453e:	4648      	mov	r0, r9
  404540:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404544 <_strtol_r>:
  404544:	b530      	push	{r4, r5, lr}
  404546:	4c06      	ldr	r4, [pc, #24]	; (404560 <_strtol_r+0x1c>)
  404548:	4d06      	ldr	r5, [pc, #24]	; (404564 <_strtol_r+0x20>)
  40454a:	6824      	ldr	r4, [r4, #0]
  40454c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40454e:	b083      	sub	sp, #12
  404550:	2c00      	cmp	r4, #0
  404552:	bf08      	it	eq
  404554:	462c      	moveq	r4, r5
  404556:	9400      	str	r4, [sp, #0]
  404558:	f7ff ff60 	bl	40441c <_strtol_l.isra.0>
  40455c:	b003      	add	sp, #12
  40455e:	bd30      	pop	{r4, r5, pc}
  404560:	20400008 	.word	0x20400008
  404564:	2040043c 	.word	0x2040043c

00404568 <_strtoll_l.isra.0>:
  404568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40456c:	b085      	sub	sp, #20
  40456e:	461e      	mov	r6, r3
  404570:	9102      	str	r1, [sp, #8]
  404572:	9003      	str	r0, [sp, #12]
  404574:	9200      	str	r2, [sp, #0]
  404576:	4688      	mov	r8, r1
  404578:	9f0e      	ldr	r7, [sp, #56]	; 0x38
  40457a:	e000      	b.n	40457e <_strtoll_l.isra.0+0x16>
  40457c:	46a8      	mov	r8, r5
  40457e:	4645      	mov	r5, r8
  404580:	4638      	mov	r0, r7
  404582:	f815 4b01 	ldrb.w	r4, [r5], #1
  404586:	f7fe ff25 	bl	4033d4 <__locale_ctype_ptr_l>
  40458a:	4420      	add	r0, r4
  40458c:	7843      	ldrb	r3, [r0, #1]
  40458e:	f013 0308 	ands.w	r3, r3, #8
  404592:	d1f3      	bne.n	40457c <_strtoll_l.isra.0+0x14>
  404594:	2c2d      	cmp	r4, #45	; 0x2d
  404596:	f000 8081 	beq.w	40469c <_strtoll_l.isra.0+0x134>
  40459a:	2c2b      	cmp	r4, #43	; 0x2b
  40459c:	bf03      	ittte	eq
  40459e:	782c      	ldrbeq	r4, [r5, #0]
  4045a0:	9301      	streq	r3, [sp, #4]
  4045a2:	f108 0502 	addeq.w	r5, r8, #2
  4045a6:	9301      	strne	r3, [sp, #4]
  4045a8:	b166      	cbz	r6, 4045c4 <_strtoll_l.isra.0+0x5c>
  4045aa:	2e10      	cmp	r6, #16
  4045ac:	f000 8088 	beq.w	4046c0 <_strtoll_l.isra.0+0x158>
  4045b0:	9b01      	ldr	r3, [sp, #4]
  4045b2:	46b0      	mov	r8, r6
  4045b4:	ea4f 79e6 	mov.w	r9, r6, asr #31
  4045b8:	b97b      	cbnz	r3, 4045da <_strtoll_l.isra.0+0x72>
  4045ba:	f04f 3aff 	mov.w	sl, #4294967295
  4045be:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
  4045c2:	e00e      	b.n	4045e2 <_strtoll_l.isra.0+0x7a>
  4045c4:	2c30      	cmp	r4, #48	; 0x30
  4045c6:	f000 808a 	beq.w	4046de <_strtoll_l.isra.0+0x176>
  4045ca:	f04f 080a 	mov.w	r8, #10
  4045ce:	f04f 0900 	mov.w	r9, #0
  4045d2:	260a      	movs	r6, #10
  4045d4:	9b01      	ldr	r3, [sp, #4]
  4045d6:	2b00      	cmp	r3, #0
  4045d8:	d0ef      	beq.n	4045ba <_strtoll_l.isra.0+0x52>
  4045da:	f04f 0a00 	mov.w	sl, #0
  4045de:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
  4045e2:	4642      	mov	r2, r8
  4045e4:	464b      	mov	r3, r9
  4045e6:	4650      	mov	r0, sl
  4045e8:	4639      	mov	r1, r7
  4045ea:	f000 fce9 	bl	404fc0 <__aeabi_uldivmod>
  4045ee:	464b      	mov	r3, r9
  4045f0:	4693      	mov	fp, r2
  4045f2:	4650      	mov	r0, sl
  4045f4:	4642      	mov	r2, r8
  4045f6:	4639      	mov	r1, r7
  4045f8:	f000 fce2 	bl	404fc0 <__aeabi_uldivmod>
  4045fc:	f04f 0e00 	mov.w	lr, #0
  404600:	2200      	movs	r2, #0
  404602:	2300      	movs	r3, #0
  404604:	e00f      	b.n	404626 <_strtoll_l.isra.0+0xbe>
  404606:	d044      	beq.n	404692 <_strtoll_l.isra.0+0x12a>
  404608:	fb02 f409 	mul.w	r4, r2, r9
  40460c:	fb08 4403 	mla	r4, r8, r3, r4
  404610:	fba2 2308 	umull	r2, r3, r2, r8
  404614:	4423      	add	r3, r4
  404616:	eb12 020c 	adds.w	r2, r2, ip
  40461a:	eb43 73ec 	adc.w	r3, r3, ip, asr #31
  40461e:	f04f 0e01 	mov.w	lr, #1
  404622:	f815 4b01 	ldrb.w	r4, [r5], #1
  404626:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
  40462a:	f1bc 0f09 	cmp.w	ip, #9
  40462e:	d906      	bls.n	40463e <_strtoll_l.isra.0+0xd6>
  404630:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
  404634:	f1bc 0f19 	cmp.w	ip, #25
  404638:	d80d      	bhi.n	404656 <_strtoll_l.isra.0+0xee>
  40463a:	f1a4 0c37 	sub.w	ip, r4, #55	; 0x37
  40463e:	4566      	cmp	r6, ip
  404640:	dd12      	ble.n	404668 <_strtoll_l.isra.0+0x100>
  404642:	f1be 3fff 	cmp.w	lr, #4294967295
  404646:	d0ec      	beq.n	404622 <_strtoll_l.isra.0+0xba>
  404648:	4299      	cmp	r1, r3
  40464a:	bf08      	it	eq
  40464c:	4290      	cmpeq	r0, r2
  40464e:	d2da      	bcs.n	404606 <_strtoll_l.isra.0+0x9e>
  404650:	f04f 3eff 	mov.w	lr, #4294967295
  404654:	e7e5      	b.n	404622 <_strtoll_l.isra.0+0xba>
  404656:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
  40465a:	f1bc 0f19 	cmp.w	ip, #25
  40465e:	d803      	bhi.n	404668 <_strtoll_l.isra.0+0x100>
  404660:	f1a4 0c57 	sub.w	ip, r4, #87	; 0x57
  404664:	4566      	cmp	r6, ip
  404666:	dcec      	bgt.n	404642 <_strtoll_l.isra.0+0xda>
  404668:	f1be 3fff 	cmp.w	lr, #4294967295
  40466c:	d01c      	beq.n	4046a8 <_strtoll_l.isra.0+0x140>
  40466e:	9901      	ldr	r1, [sp, #4]
  404670:	b111      	cbz	r1, 404678 <_strtoll_l.isra.0+0x110>
  404672:	4252      	negs	r2, r2
  404674:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404678:	9900      	ldr	r1, [sp, #0]
  40467a:	b129      	cbz	r1, 404688 <_strtoll_l.isra.0+0x120>
  40467c:	f1be 0f00 	cmp.w	lr, #0
  404680:	d11b      	bne.n	4046ba <_strtoll_l.isra.0+0x152>
  404682:	9d02      	ldr	r5, [sp, #8]
  404684:	9900      	ldr	r1, [sp, #0]
  404686:	600d      	str	r5, [r1, #0]
  404688:	4610      	mov	r0, r2
  40468a:	4619      	mov	r1, r3
  40468c:	b005      	add	sp, #20
  40468e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404692:	45e3      	cmp	fp, ip
  404694:	dab8      	bge.n	404608 <_strtoll_l.isra.0+0xa0>
  404696:	f04f 3eff 	mov.w	lr, #4294967295
  40469a:	e7c2      	b.n	404622 <_strtoll_l.isra.0+0xba>
  40469c:	2301      	movs	r3, #1
  40469e:	782c      	ldrb	r4, [r5, #0]
  4046a0:	9301      	str	r3, [sp, #4]
  4046a2:	f108 0502 	add.w	r5, r8, #2
  4046a6:	e77f      	b.n	4045a8 <_strtoll_l.isra.0+0x40>
  4046a8:	9a03      	ldr	r2, [sp, #12]
  4046aa:	2322      	movs	r3, #34	; 0x22
  4046ac:	6013      	str	r3, [r2, #0]
  4046ae:	9b00      	ldr	r3, [sp, #0]
  4046b0:	b32b      	cbz	r3, 4046fe <_strtoll_l.isra.0+0x196>
  4046b2:	4652      	mov	r2, sl
  4046b4:	463b      	mov	r3, r7
  4046b6:	3d01      	subs	r5, #1
  4046b8:	e7e4      	b.n	404684 <_strtoll_l.isra.0+0x11c>
  4046ba:	4692      	mov	sl, r2
  4046bc:	461f      	mov	r7, r3
  4046be:	e7f8      	b.n	4046b2 <_strtoll_l.isra.0+0x14a>
  4046c0:	2c30      	cmp	r4, #48	; 0x30
  4046c2:	d117      	bne.n	4046f4 <_strtoll_l.isra.0+0x18c>
  4046c4:	782b      	ldrb	r3, [r5, #0]
  4046c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  4046ca:	2b58      	cmp	r3, #88	; 0x58
  4046cc:	d112      	bne.n	4046f4 <_strtoll_l.isra.0+0x18c>
  4046ce:	786c      	ldrb	r4, [r5, #1]
  4046d0:	f04f 0810 	mov.w	r8, #16
  4046d4:	f04f 0900 	mov.w	r9, #0
  4046d8:	3502      	adds	r5, #2
  4046da:	2610      	movs	r6, #16
  4046dc:	e77a      	b.n	4045d4 <_strtoll_l.isra.0+0x6c>
  4046de:	782b      	ldrb	r3, [r5, #0]
  4046e0:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  4046e4:	2b58      	cmp	r3, #88	; 0x58
  4046e6:	d0f2      	beq.n	4046ce <_strtoll_l.isra.0+0x166>
  4046e8:	f04f 0808 	mov.w	r8, #8
  4046ec:	f04f 0900 	mov.w	r9, #0
  4046f0:	2608      	movs	r6, #8
  4046f2:	e76f      	b.n	4045d4 <_strtoll_l.isra.0+0x6c>
  4046f4:	f04f 0810 	mov.w	r8, #16
  4046f8:	f04f 0900 	mov.w	r9, #0
  4046fc:	e76a      	b.n	4045d4 <_strtoll_l.isra.0+0x6c>
  4046fe:	4652      	mov	r2, sl
  404700:	463b      	mov	r3, r7
  404702:	e7c1      	b.n	404688 <_strtoll_l.isra.0+0x120>

00404704 <_strtoll_r>:
  404704:	b530      	push	{r4, r5, lr}
  404706:	4c06      	ldr	r4, [pc, #24]	; (404720 <_strtoll_r+0x1c>)
  404708:	4d06      	ldr	r5, [pc, #24]	; (404724 <_strtoll_r+0x20>)
  40470a:	6824      	ldr	r4, [r4, #0]
  40470c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40470e:	b083      	sub	sp, #12
  404710:	2c00      	cmp	r4, #0
  404712:	bf08      	it	eq
  404714:	462c      	moveq	r4, r5
  404716:	9400      	str	r4, [sp, #0]
  404718:	f7ff ff26 	bl	404568 <_strtoll_l.isra.0>
  40471c:	b003      	add	sp, #12
  40471e:	bd30      	pop	{r4, r5, pc}
  404720:	20400008 	.word	0x20400008
  404724:	2040043c 	.word	0x2040043c

00404728 <_strtoul_l.isra.0>:
  404728:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40472c:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  404730:	460e      	mov	r6, r1
  404732:	4607      	mov	r7, r0
  404734:	4615      	mov	r5, r2
  404736:	4698      	mov	r8, r3
  404738:	468a      	mov	sl, r1
  40473a:	e000      	b.n	40473e <_strtoul_l.isra.0+0x16>
  40473c:	46a2      	mov	sl, r4
  40473e:	4654      	mov	r4, sl
  404740:	4648      	mov	r0, r9
  404742:	f814 bb01 	ldrb.w	fp, [r4], #1
  404746:	f7fe fe45 	bl	4033d4 <__locale_ctype_ptr_l>
  40474a:	4458      	add	r0, fp
  40474c:	7840      	ldrb	r0, [r0, #1]
  40474e:	f010 0008 	ands.w	r0, r0, #8
  404752:	d1f3      	bne.n	40473c <_strtoul_l.isra.0+0x14>
  404754:	4659      	mov	r1, fp
  404756:	292d      	cmp	r1, #45	; 0x2d
  404758:	d059      	beq.n	40480e <_strtoul_l.isra.0+0xe6>
  40475a:	292b      	cmp	r1, #43	; 0x2b
  40475c:	bf04      	itt	eq
  40475e:	7821      	ldrbeq	r1, [r4, #0]
  404760:	f10a 0402 	addeq.w	r4, sl, #2
  404764:	f1b8 0f00 	cmp.w	r8, #0
  404768:	d00c      	beq.n	404784 <_strtoul_l.isra.0+0x5c>
  40476a:	f1b8 0f10 	cmp.w	r8, #16
  40476e:	d053      	beq.n	404818 <_strtoul_l.isra.0+0xf0>
  404770:	f04f 3cff 	mov.w	ip, #4294967295
  404774:	fbbc fcf8 	udiv	ip, ip, r8
  404778:	fb08 fa0c 	mul.w	sl, r8, ip
  40477c:	ea6f 0a0a 	mvn.w	sl, sl
  404780:	46c1      	mov	r9, r8
  404782:	e008      	b.n	404796 <_strtoul_l.isra.0+0x6e>
  404784:	2930      	cmp	r1, #48	; 0x30
  404786:	d058      	beq.n	40483a <_strtoul_l.isra.0+0x112>
  404788:	f04f 080a 	mov.w	r8, #10
  40478c:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 40486c <_strtoul_l.isra.0+0x144>
  404790:	46c1      	mov	r9, r8
  404792:	f04f 0a05 	mov.w	sl, #5
  404796:	2300      	movs	r3, #0
  404798:	469e      	mov	lr, r3
  40479a:	e005      	b.n	4047a8 <_strtoul_l.isra.0+0x80>
  40479c:	d02a      	beq.n	4047f4 <_strtoul_l.isra.0+0xcc>
  40479e:	fb09 2e0e 	mla	lr, r9, lr, r2
  4047a2:	2301      	movs	r3, #1
  4047a4:	f814 1b01 	ldrb.w	r1, [r4], #1
  4047a8:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
  4047ac:	2a09      	cmp	r2, #9
  4047ae:	d905      	bls.n	4047bc <_strtoul_l.isra.0+0x94>
  4047b0:	f1a1 0241 	sub.w	r2, r1, #65	; 0x41
  4047b4:	2a19      	cmp	r2, #25
  4047b6:	d80a      	bhi.n	4047ce <_strtoul_l.isra.0+0xa6>
  4047b8:	f1a1 0237 	sub.w	r2, r1, #55	; 0x37
  4047bc:	4590      	cmp	r8, r2
  4047be:	dd0e      	ble.n	4047de <_strtoul_l.isra.0+0xb6>
  4047c0:	2b00      	cmp	r3, #0
  4047c2:	db01      	blt.n	4047c8 <_strtoul_l.isra.0+0xa0>
  4047c4:	45e6      	cmp	lr, ip
  4047c6:	d9e9      	bls.n	40479c <_strtoul_l.isra.0+0x74>
  4047c8:	f04f 33ff 	mov.w	r3, #4294967295
  4047cc:	e7ea      	b.n	4047a4 <_strtoul_l.isra.0+0x7c>
  4047ce:	f1a1 0261 	sub.w	r2, r1, #97	; 0x61
  4047d2:	2a19      	cmp	r2, #25
  4047d4:	d803      	bhi.n	4047de <_strtoul_l.isra.0+0xb6>
  4047d6:	f1a1 0257 	sub.w	r2, r1, #87	; 0x57
  4047da:	4590      	cmp	r8, r2
  4047dc:	dcf0      	bgt.n	4047c0 <_strtoul_l.isra.0+0x98>
  4047de:	2b00      	cmp	r3, #0
  4047e0:	db0d      	blt.n	4047fe <_strtoul_l.isra.0+0xd6>
  4047e2:	b108      	cbz	r0, 4047e8 <_strtoul_l.isra.0+0xc0>
  4047e4:	f1ce 0e00 	rsb	lr, lr, #0
  4047e8:	b10d      	cbz	r5, 4047ee <_strtoul_l.isra.0+0xc6>
  4047ea:	b973      	cbnz	r3, 40480a <_strtoul_l.isra.0+0xe2>
  4047ec:	602e      	str	r6, [r5, #0]
  4047ee:	4670      	mov	r0, lr
  4047f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047f4:	4552      	cmp	r2, sl
  4047f6:	ddd2      	ble.n	40479e <_strtoul_l.isra.0+0x76>
  4047f8:	f04f 33ff 	mov.w	r3, #4294967295
  4047fc:	e7d2      	b.n	4047a4 <_strtoul_l.isra.0+0x7c>
  4047fe:	2322      	movs	r3, #34	; 0x22
  404800:	603b      	str	r3, [r7, #0]
  404802:	f04f 3eff 	mov.w	lr, #4294967295
  404806:	2d00      	cmp	r5, #0
  404808:	d0f1      	beq.n	4047ee <_strtoul_l.isra.0+0xc6>
  40480a:	1e66      	subs	r6, r4, #1
  40480c:	e7ee      	b.n	4047ec <_strtoul_l.isra.0+0xc4>
  40480e:	7821      	ldrb	r1, [r4, #0]
  404810:	2001      	movs	r0, #1
  404812:	f10a 0402 	add.w	r4, sl, #2
  404816:	e7a5      	b.n	404764 <_strtoul_l.isra.0+0x3c>
  404818:	2930      	cmp	r1, #48	; 0x30
  40481a:	d11b      	bne.n	404854 <_strtoul_l.isra.0+0x12c>
  40481c:	7823      	ldrb	r3, [r4, #0]
  40481e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  404822:	2b58      	cmp	r3, #88	; 0x58
  404824:	d11c      	bne.n	404860 <_strtoul_l.isra.0+0x138>
  404826:	f04f 0910 	mov.w	r9, #16
  40482a:	7861      	ldrb	r1, [r4, #1]
  40482c:	46c8      	mov	r8, r9
  40482e:	f04f 0a0f 	mov.w	sl, #15
  404832:	3402      	adds	r4, #2
  404834:	f06f 4c70 	mvn.w	ip, #4026531840	; 0xf0000000
  404838:	e7ad      	b.n	404796 <_strtoul_l.isra.0+0x6e>
  40483a:	7823      	ldrb	r3, [r4, #0]
  40483c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  404840:	2b58      	cmp	r3, #88	; 0x58
  404842:	d0f0      	beq.n	404826 <_strtoul_l.isra.0+0xfe>
  404844:	f04f 0808 	mov.w	r8, #8
  404848:	46c1      	mov	r9, r8
  40484a:	f04f 0a07 	mov.w	sl, #7
  40484e:	f06f 4c60 	mvn.w	ip, #3758096384	; 0xe0000000
  404852:	e7a0      	b.n	404796 <_strtoul_l.isra.0+0x6e>
  404854:	f04f 0a0f 	mov.w	sl, #15
  404858:	f06f 4c70 	mvn.w	ip, #4026531840	; 0xf0000000
  40485c:	46c1      	mov	r9, r8
  40485e:	e79a      	b.n	404796 <_strtoul_l.isra.0+0x6e>
  404860:	46c1      	mov	r9, r8
  404862:	f06f 4c70 	mvn.w	ip, #4026531840	; 0xf0000000
  404866:	f04f 0a0f 	mov.w	sl, #15
  40486a:	e794      	b.n	404796 <_strtoul_l.isra.0+0x6e>
  40486c:	19999999 	.word	0x19999999

00404870 <_strtoul_r>:
  404870:	b530      	push	{r4, r5, lr}
  404872:	4c06      	ldr	r4, [pc, #24]	; (40488c <_strtoul_r+0x1c>)
  404874:	4d06      	ldr	r5, [pc, #24]	; (404890 <_strtoul_r+0x20>)
  404876:	6824      	ldr	r4, [r4, #0]
  404878:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40487a:	b083      	sub	sp, #12
  40487c:	2c00      	cmp	r4, #0
  40487e:	bf08      	it	eq
  404880:	462c      	moveq	r4, r5
  404882:	9400      	str	r4, [sp, #0]
  404884:	f7ff ff50 	bl	404728 <_strtoul_l.isra.0>
  404888:	b003      	add	sp, #12
  40488a:	bd30      	pop	{r4, r5, pc}
  40488c:	20400008 	.word	0x20400008
  404890:	2040043c 	.word	0x2040043c

00404894 <_strtoull_l.isra.0>:
  404894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404898:	b085      	sub	sp, #20
  40489a:	4693      	mov	fp, r2
  40489c:	9102      	str	r1, [sp, #8]
  40489e:	9003      	str	r0, [sp, #12]
  4048a0:	469a      	mov	sl, r3
  4048a2:	460f      	mov	r7, r1
  4048a4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
  4048a6:	e000      	b.n	4048aa <_strtoull_l.isra.0+0x16>
  4048a8:	462f      	mov	r7, r5
  4048aa:	463d      	mov	r5, r7
  4048ac:	4630      	mov	r0, r6
  4048ae:	f815 4b01 	ldrb.w	r4, [r5], #1
  4048b2:	f7fe fd8f 	bl	4033d4 <__locale_ctype_ptr_l>
  4048b6:	4420      	add	r0, r4
  4048b8:	7843      	ldrb	r3, [r0, #1]
  4048ba:	f013 0308 	ands.w	r3, r3, #8
  4048be:	d1f3      	bne.n	4048a8 <_strtoull_l.isra.0+0x14>
  4048c0:	2c2d      	cmp	r4, #45	; 0x2d
  4048c2:	f000 8089 	beq.w	4049d8 <_strtoull_l.isra.0+0x144>
  4048c6:	2c2b      	cmp	r4, #43	; 0x2b
  4048c8:	bf03      	ittte	eq
  4048ca:	782c      	ldrbeq	r4, [r5, #0]
  4048cc:	9301      	streq	r3, [sp, #4]
  4048ce:	1cbd      	addeq	r5, r7, #2
  4048d0:	9301      	strne	r3, [sp, #4]
  4048d2:	f1ba 0f00 	cmp.w	sl, #0
  4048d6:	d019      	beq.n	40490c <_strtoull_l.isra.0+0x78>
  4048d8:	f1ba 0f10 	cmp.w	sl, #16
  4048dc:	f000 8081 	beq.w	4049e2 <_strtoull_l.isra.0+0x14e>
  4048e0:	46d0      	mov	r8, sl
  4048e2:	ea4f 79ea 	mov.w	r9, sl, asr #31
  4048e6:	4642      	mov	r2, r8
  4048e8:	464b      	mov	r3, r9
  4048ea:	f04f 30ff 	mov.w	r0, #4294967295
  4048ee:	f04f 31ff 	mov.w	r1, #4294967295
  4048f2:	f000 fb65 	bl	404fc0 <__aeabi_uldivmod>
  4048f6:	4642      	mov	r2, r8
  4048f8:	4606      	mov	r6, r0
  4048fa:	460f      	mov	r7, r1
  4048fc:	464b      	mov	r3, r9
  4048fe:	f04f 30ff 	mov.w	r0, #4294967295
  404902:	f04f 31ff 	mov.w	r1, #4294967295
  404906:	f000 fb5b 	bl	404fc0 <__aeabi_uldivmod>
  40490a:	e00b      	b.n	404924 <_strtoull_l.isra.0+0x90>
  40490c:	2c30      	cmp	r4, #48	; 0x30
  40490e:	d07d      	beq.n	404a0c <_strtoull_l.isra.0+0x178>
  404910:	4f4e      	ldr	r7, [pc, #312]	; (404a4c <_strtoull_l.isra.0+0x1b8>)
  404912:	2205      	movs	r2, #5
  404914:	f04f 3699 	mov.w	r6, #2576980377	; 0x99999999
  404918:	f04f 080a 	mov.w	r8, #10
  40491c:	f04f 0900 	mov.w	r9, #0
  404920:	f04f 0a0a 	mov.w	sl, #10
  404924:	f04f 0e00 	mov.w	lr, #0
  404928:	2000      	movs	r0, #0
  40492a:	2100      	movs	r1, #0
  40492c:	e011      	b.n	404952 <_strtoull_l.isra.0+0xbe>
  40492e:	42b9      	cmp	r1, r7
  404930:	bf08      	it	eq
  404932:	42b0      	cmpeq	r0, r6
  404934:	d03f      	beq.n	4049b6 <_strtoull_l.isra.0+0x122>
  404936:	fb00 f409 	mul.w	r4, r0, r9
  40493a:	fb08 4401 	mla	r4, r8, r1, r4
  40493e:	fba0 0108 	umull	r0, r1, r0, r8
  404942:	4421      	add	r1, r4
  404944:	18c0      	adds	r0, r0, r3
  404946:	eb41 71e3 	adc.w	r1, r1, r3, asr #31
  40494a:	f04f 0e01 	mov.w	lr, #1
  40494e:	f815 4b01 	ldrb.w	r4, [r5], #1
  404952:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
  404956:	2b09      	cmp	r3, #9
  404958:	d905      	bls.n	404966 <_strtoull_l.isra.0+0xd2>
  40495a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
  40495e:	2b19      	cmp	r3, #25
  404960:	d80d      	bhi.n	40497e <_strtoull_l.isra.0+0xea>
  404962:	f1a4 0337 	sub.w	r3, r4, #55	; 0x37
  404966:	459a      	cmp	sl, r3
  404968:	dd11      	ble.n	40498e <_strtoull_l.isra.0+0xfa>
  40496a:	f1be 0f00 	cmp.w	lr, #0
  40496e:	db03      	blt.n	404978 <_strtoull_l.isra.0+0xe4>
  404970:	428f      	cmp	r7, r1
  404972:	bf08      	it	eq
  404974:	4286      	cmpeq	r6, r0
  404976:	d2da      	bcs.n	40492e <_strtoull_l.isra.0+0x9a>
  404978:	f04f 3eff 	mov.w	lr, #4294967295
  40497c:	e7e7      	b.n	40494e <_strtoull_l.isra.0+0xba>
  40497e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
  404982:	2b19      	cmp	r3, #25
  404984:	d803      	bhi.n	40498e <_strtoull_l.isra.0+0xfa>
  404986:	f1a4 0357 	sub.w	r3, r4, #87	; 0x57
  40498a:	459a      	cmp	sl, r3
  40498c:	dced      	bgt.n	40496a <_strtoull_l.isra.0+0xd6>
  40498e:	f1be 0f00 	cmp.w	lr, #0
  404992:	db15      	blt.n	4049c0 <_strtoull_l.isra.0+0x12c>
  404994:	9b01      	ldr	r3, [sp, #4]
  404996:	b113      	cbz	r3, 40499e <_strtoull_l.isra.0+0x10a>
  404998:	4240      	negs	r0, r0
  40499a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40499e:	f1bb 0f00 	cmp.w	fp, #0
  4049a2:	d005      	beq.n	4049b0 <_strtoull_l.isra.0+0x11c>
  4049a4:	f1be 0f00 	cmp.w	lr, #0
  4049a8:	d114      	bne.n	4049d4 <_strtoull_l.isra.0+0x140>
  4049aa:	9d02      	ldr	r5, [sp, #8]
  4049ac:	f8cb 5000 	str.w	r5, [fp]
  4049b0:	b005      	add	sp, #20
  4049b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049b6:	4293      	cmp	r3, r2
  4049b8:	ddbd      	ble.n	404936 <_strtoull_l.isra.0+0xa2>
  4049ba:	f04f 3eff 	mov.w	lr, #4294967295
  4049be:	e7c6      	b.n	40494e <_strtoull_l.isra.0+0xba>
  4049c0:	9a03      	ldr	r2, [sp, #12]
  4049c2:	2322      	movs	r3, #34	; 0x22
  4049c4:	6013      	str	r3, [r2, #0]
  4049c6:	f04f 30ff 	mov.w	r0, #4294967295
  4049ca:	f04f 31ff 	mov.w	r1, #4294967295
  4049ce:	f1bb 0f00 	cmp.w	fp, #0
  4049d2:	d0ed      	beq.n	4049b0 <_strtoull_l.isra.0+0x11c>
  4049d4:	3d01      	subs	r5, #1
  4049d6:	e7e9      	b.n	4049ac <_strtoull_l.isra.0+0x118>
  4049d8:	2301      	movs	r3, #1
  4049da:	782c      	ldrb	r4, [r5, #0]
  4049dc:	9301      	str	r3, [sp, #4]
  4049de:	1cbd      	adds	r5, r7, #2
  4049e0:	e777      	b.n	4048d2 <_strtoull_l.isra.0+0x3e>
  4049e2:	2c30      	cmp	r4, #48	; 0x30
  4049e4:	d123      	bne.n	404a2e <_strtoull_l.isra.0+0x19a>
  4049e6:	782b      	ldrb	r3, [r5, #0]
  4049e8:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  4049ec:	2b58      	cmp	r3, #88	; 0x58
  4049ee:	d128      	bne.n	404a42 <_strtoull_l.isra.0+0x1ae>
  4049f0:	786c      	ldrb	r4, [r5, #1]
  4049f2:	220f      	movs	r2, #15
  4049f4:	3502      	adds	r5, #2
  4049f6:	f04f 36ff 	mov.w	r6, #4294967295
  4049fa:	f06f 4770 	mvn.w	r7, #4026531840	; 0xf0000000
  4049fe:	f04f 0810 	mov.w	r8, #16
  404a02:	f04f 0900 	mov.w	r9, #0
  404a06:	f04f 0a10 	mov.w	sl, #16
  404a0a:	e78b      	b.n	404924 <_strtoull_l.isra.0+0x90>
  404a0c:	782b      	ldrb	r3, [r5, #0]
  404a0e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  404a12:	2b58      	cmp	r3, #88	; 0x58
  404a14:	d0ec      	beq.n	4049f0 <_strtoull_l.isra.0+0x15c>
  404a16:	2207      	movs	r2, #7
  404a18:	f04f 36ff 	mov.w	r6, #4294967295
  404a1c:	f06f 4760 	mvn.w	r7, #3758096384	; 0xe0000000
  404a20:	f04f 0808 	mov.w	r8, #8
  404a24:	f04f 0900 	mov.w	r9, #0
  404a28:	f04f 0a08 	mov.w	sl, #8
  404a2c:	e77a      	b.n	404924 <_strtoull_l.isra.0+0x90>
  404a2e:	220f      	movs	r2, #15
  404a30:	f04f 36ff 	mov.w	r6, #4294967295
  404a34:	f06f 4770 	mvn.w	r7, #4026531840	; 0xf0000000
  404a38:	f04f 0810 	mov.w	r8, #16
  404a3c:	f04f 0900 	mov.w	r9, #0
  404a40:	e770      	b.n	404924 <_strtoull_l.isra.0+0x90>
  404a42:	f04f 0810 	mov.w	r8, #16
  404a46:	f04f 0900 	mov.w	r9, #0
  404a4a:	e74c      	b.n	4048e6 <_strtoull_l.isra.0+0x52>
  404a4c:	19999999 	.word	0x19999999

00404a50 <_strtoull_r>:
  404a50:	b530      	push	{r4, r5, lr}
  404a52:	4c06      	ldr	r4, [pc, #24]	; (404a6c <_strtoull_r+0x1c>)
  404a54:	4d06      	ldr	r5, [pc, #24]	; (404a70 <_strtoull_r+0x20>)
  404a56:	6824      	ldr	r4, [r4, #0]
  404a58:	6b64      	ldr	r4, [r4, #52]	; 0x34
  404a5a:	b083      	sub	sp, #12
  404a5c:	2c00      	cmp	r4, #0
  404a5e:	bf08      	it	eq
  404a60:	462c      	moveq	r4, r5
  404a62:	9400      	str	r4, [sp, #0]
  404a64:	f7ff ff16 	bl	404894 <_strtoull_l.isra.0>
  404a68:	b003      	add	sp, #12
  404a6a:	bd30      	pop	{r4, r5, pc}
  404a6c:	20400008 	.word	0x20400008
  404a70:	2040043c 	.word	0x2040043c

00404a74 <__submore>:
  404a74:	f101 0340 	add.w	r3, r1, #64	; 0x40
  404a78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404a7c:	460c      	mov	r4, r1
  404a7e:	6b09      	ldr	r1, [r1, #48]	; 0x30
  404a80:	4299      	cmp	r1, r3
  404a82:	d014      	beq.n	404aae <__submore+0x3a>
  404a84:	6b66      	ldr	r6, [r4, #52]	; 0x34
  404a86:	0077      	lsls	r7, r6, #1
  404a88:	463a      	mov	r2, r7
  404a8a:	f7ff f98b 	bl	403da4 <_realloc_r>
  404a8e:	4605      	mov	r5, r0
  404a90:	b340      	cbz	r0, 404ae4 <__submore+0x70>
  404a92:	eb00 0806 	add.w	r8, r0, r6
  404a96:	4632      	mov	r2, r6
  404a98:	4640      	mov	r0, r8
  404a9a:	4629      	mov	r1, r5
  404a9c:	f7ff f878 	bl	403b90 <memcpy>
  404aa0:	f8c4 8000 	str.w	r8, [r4]
  404aa4:	6325      	str	r5, [r4, #48]	; 0x30
  404aa6:	6367      	str	r7, [r4, #52]	; 0x34
  404aa8:	2000      	movs	r0, #0
  404aaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404aae:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404ab2:	f7fe fd29 	bl	403508 <_malloc_r>
  404ab6:	b1a8      	cbz	r0, 404ae4 <__submore+0x70>
  404ab8:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
  404abc:	6320      	str	r0, [r4, #48]	; 0x30
  404abe:	f44f 6280 	mov.w	r2, #1024	; 0x400
  404ac2:	6362      	str	r2, [r4, #52]	; 0x34
  404ac4:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
  404ac8:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
  404acc:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
  404ad0:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
  404ad4:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
  404ad8:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
  404adc:	6020      	str	r0, [r4, #0]
  404ade:	2000      	movs	r0, #0
  404ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404ae4:	f04f 30ff 	mov.w	r0, #4294967295
  404ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404aec <_ungetc_r>:
  404aec:	b570      	push	{r4, r5, r6, lr}
  404aee:	1c4c      	adds	r4, r1, #1
  404af0:	d024      	beq.n	404b3c <_ungetc_r+0x50>
  404af2:	4606      	mov	r6, r0
  404af4:	4614      	mov	r4, r2
  404af6:	460d      	mov	r5, r1
  404af8:	b110      	cbz	r0, 404b00 <_ungetc_r+0x14>
  404afa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404afc:	2b00      	cmp	r3, #0
  404afe:	d04d      	beq.n	404b9c <_ungetc_r+0xb0>
  404b00:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404b02:	f013 0f01 	tst.w	r3, #1
  404b06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404b0a:	b29a      	uxth	r2, r3
  404b0c:	d101      	bne.n	404b12 <_ungetc_r+0x26>
  404b0e:	0591      	lsls	r1, r2, #22
  404b10:	d559      	bpl.n	404bc6 <_ungetc_r+0xda>
  404b12:	0492      	lsls	r2, r2, #18
  404b14:	d405      	bmi.n	404b22 <_ungetc_r+0x36>
  404b16:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404b18:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  404b1c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  404b20:	6662      	str	r2, [r4, #100]	; 0x64
  404b22:	f023 0320 	bic.w	r3, r3, #32
  404b26:	b29a      	uxth	r2, r3
  404b28:	0750      	lsls	r0, r2, #29
  404b2a:	81a3      	strh	r3, [r4, #12]
  404b2c:	d41b      	bmi.n	404b66 <_ungetc_r+0x7a>
  404b2e:	06d1      	lsls	r1, r2, #27
  404b30:	d408      	bmi.n	404b44 <_ungetc_r+0x58>
  404b32:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404b34:	07d8      	lsls	r0, r3, #31
  404b36:	d401      	bmi.n	404b3c <_ungetc_r+0x50>
  404b38:	0591      	lsls	r1, r2, #22
  404b3a:	d53e      	bpl.n	404bba <_ungetc_r+0xce>
  404b3c:	f04f 35ff 	mov.w	r5, #4294967295
  404b40:	4628      	mov	r0, r5
  404b42:	bd70      	pop	{r4, r5, r6, pc}
  404b44:	0712      	lsls	r2, r2, #28
  404b46:	d50b      	bpl.n	404b60 <_ungetc_r+0x74>
  404b48:	4621      	mov	r1, r4
  404b4a:	4630      	mov	r0, r6
  404b4c:	f7fd ff06 	bl	40295c <_fflush_r>
  404b50:	2800      	cmp	r0, #0
  404b52:	d12c      	bne.n	404bae <_ungetc_r+0xc2>
  404b54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404b58:	60a0      	str	r0, [r4, #8]
  404b5a:	61a0      	str	r0, [r4, #24]
  404b5c:	f023 0308 	bic.w	r3, r3, #8
  404b60:	f043 0304 	orr.w	r3, r3, #4
  404b64:	81a3      	strh	r3, [r4, #12]
  404b66:	6b23      	ldr	r3, [r4, #48]	; 0x30
  404b68:	b2ed      	uxtb	r5, r5
  404b6a:	2b00      	cmp	r3, #0
  404b6c:	d034      	beq.n	404bd8 <_ungetc_r+0xec>
  404b6e:	6862      	ldr	r2, [r4, #4]
  404b70:	6b63      	ldr	r3, [r4, #52]	; 0x34
  404b72:	429a      	cmp	r2, r3
  404b74:	da15      	bge.n	404ba2 <_ungetc_r+0xb6>
  404b76:	6823      	ldr	r3, [r4, #0]
  404b78:	1e5a      	subs	r2, r3, #1
  404b7a:	6022      	str	r2, [r4, #0]
  404b7c:	f803 5c01 	strb.w	r5, [r3, #-1]
  404b80:	6863      	ldr	r3, [r4, #4]
  404b82:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404b84:	3301      	adds	r3, #1
  404b86:	07d0      	lsls	r0, r2, #31
  404b88:	6063      	str	r3, [r4, #4]
  404b8a:	d4d9      	bmi.n	404b40 <_ungetc_r+0x54>
  404b8c:	89a3      	ldrh	r3, [r4, #12]
  404b8e:	059b      	lsls	r3, r3, #22
  404b90:	d4d6      	bmi.n	404b40 <_ungetc_r+0x54>
  404b92:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404b94:	f7fe fc36 	bl	403404 <__retarget_lock_release_recursive>
  404b98:	4628      	mov	r0, r5
  404b9a:	bd70      	pop	{r4, r5, r6, pc}
  404b9c:	f7fd ff48 	bl	402a30 <__sinit>
  404ba0:	e7ae      	b.n	404b00 <_ungetc_r+0x14>
  404ba2:	4630      	mov	r0, r6
  404ba4:	4621      	mov	r1, r4
  404ba6:	f7ff ff65 	bl	404a74 <__submore>
  404baa:	2800      	cmp	r0, #0
  404bac:	d0e3      	beq.n	404b76 <_ungetc_r+0x8a>
  404bae:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404bb0:	07de      	lsls	r6, r3, #31
  404bb2:	d4c3      	bmi.n	404b3c <_ungetc_r+0x50>
  404bb4:	89a3      	ldrh	r3, [r4, #12]
  404bb6:	059d      	lsls	r5, r3, #22
  404bb8:	d4c0      	bmi.n	404b3c <_ungetc_r+0x50>
  404bba:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404bbc:	f7fe fc22 	bl	403404 <__retarget_lock_release_recursive>
  404bc0:	f04f 35ff 	mov.w	r5, #4294967295
  404bc4:	e7bc      	b.n	404b40 <_ungetc_r+0x54>
  404bc6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404bc8:	f7fe fc1a 	bl	403400 <__retarget_lock_acquire_recursive>
  404bcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404bd0:	b29a      	uxth	r2, r3
  404bd2:	0492      	lsls	r2, r2, #18
  404bd4:	d4a5      	bmi.n	404b22 <_ungetc_r+0x36>
  404bd6:	e79e      	b.n	404b16 <_ungetc_r+0x2a>
  404bd8:	6922      	ldr	r2, [r4, #16]
  404bda:	6823      	ldr	r3, [r4, #0]
  404bdc:	b172      	cbz	r2, 404bfc <_ungetc_r+0x110>
  404bde:	429a      	cmp	r2, r3
  404be0:	d20c      	bcs.n	404bfc <_ungetc_r+0x110>
  404be2:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  404be6:	42aa      	cmp	r2, r5
  404be8:	d108      	bne.n	404bfc <_ungetc_r+0x110>
  404bea:	6862      	ldr	r2, [r4, #4]
  404bec:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404bee:	3b01      	subs	r3, #1
  404bf0:	3201      	adds	r2, #1
  404bf2:	07c9      	lsls	r1, r1, #31
  404bf4:	6023      	str	r3, [r4, #0]
  404bf6:	6062      	str	r2, [r4, #4]
  404bf8:	d5c8      	bpl.n	404b8c <_ungetc_r+0xa0>
  404bfa:	e7a1      	b.n	404b40 <_ungetc_r+0x54>
  404bfc:	63a3      	str	r3, [r4, #56]	; 0x38
  404bfe:	4623      	mov	r3, r4
  404c00:	6860      	ldr	r0, [r4, #4]
  404c02:	63e0      	str	r0, [r4, #60]	; 0x3c
  404c04:	2203      	movs	r2, #3
  404c06:	f104 0140 	add.w	r1, r4, #64	; 0x40
  404c0a:	6362      	str	r2, [r4, #52]	; 0x34
  404c0c:	6321      	str	r1, [r4, #48]	; 0x30
  404c0e:	f803 5f42 	strb.w	r5, [r3, #66]!
  404c12:	6e62      	ldr	r2, [r4, #100]	; 0x64
  404c14:	6023      	str	r3, [r4, #0]
  404c16:	07d2      	lsls	r2, r2, #31
  404c18:	f04f 0301 	mov.w	r3, #1
  404c1c:	6063      	str	r3, [r4, #4]
  404c1e:	d48f      	bmi.n	404b40 <_ungetc_r+0x54>
  404c20:	e7b4      	b.n	404b8c <_ungetc_r+0xa0>
  404c22:	bf00      	nop

00404c24 <__swbuf_r>:
  404c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404c26:	460d      	mov	r5, r1
  404c28:	4614      	mov	r4, r2
  404c2a:	4606      	mov	r6, r0
  404c2c:	b110      	cbz	r0, 404c34 <__swbuf_r+0x10>
  404c2e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404c30:	2b00      	cmp	r3, #0
  404c32:	d04b      	beq.n	404ccc <__swbuf_r+0xa8>
  404c34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404c38:	69a3      	ldr	r3, [r4, #24]
  404c3a:	60a3      	str	r3, [r4, #8]
  404c3c:	b291      	uxth	r1, r2
  404c3e:	0708      	lsls	r0, r1, #28
  404c40:	d539      	bpl.n	404cb6 <__swbuf_r+0x92>
  404c42:	6923      	ldr	r3, [r4, #16]
  404c44:	2b00      	cmp	r3, #0
  404c46:	d036      	beq.n	404cb6 <__swbuf_r+0x92>
  404c48:	b2ed      	uxtb	r5, r5
  404c4a:	0489      	lsls	r1, r1, #18
  404c4c:	462f      	mov	r7, r5
  404c4e:	d515      	bpl.n	404c7c <__swbuf_r+0x58>
  404c50:	6822      	ldr	r2, [r4, #0]
  404c52:	6961      	ldr	r1, [r4, #20]
  404c54:	1ad3      	subs	r3, r2, r3
  404c56:	428b      	cmp	r3, r1
  404c58:	da1c      	bge.n	404c94 <__swbuf_r+0x70>
  404c5a:	3301      	adds	r3, #1
  404c5c:	68a1      	ldr	r1, [r4, #8]
  404c5e:	1c50      	adds	r0, r2, #1
  404c60:	3901      	subs	r1, #1
  404c62:	60a1      	str	r1, [r4, #8]
  404c64:	6020      	str	r0, [r4, #0]
  404c66:	7015      	strb	r5, [r2, #0]
  404c68:	6962      	ldr	r2, [r4, #20]
  404c6a:	429a      	cmp	r2, r3
  404c6c:	d01a      	beq.n	404ca4 <__swbuf_r+0x80>
  404c6e:	89a3      	ldrh	r3, [r4, #12]
  404c70:	07db      	lsls	r3, r3, #31
  404c72:	d501      	bpl.n	404c78 <__swbuf_r+0x54>
  404c74:	2d0a      	cmp	r5, #10
  404c76:	d015      	beq.n	404ca4 <__swbuf_r+0x80>
  404c78:	4638      	mov	r0, r7
  404c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404c7c:	6e61      	ldr	r1, [r4, #100]	; 0x64
  404c7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  404c82:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  404c86:	81a2      	strh	r2, [r4, #12]
  404c88:	6822      	ldr	r2, [r4, #0]
  404c8a:	6661      	str	r1, [r4, #100]	; 0x64
  404c8c:	6961      	ldr	r1, [r4, #20]
  404c8e:	1ad3      	subs	r3, r2, r3
  404c90:	428b      	cmp	r3, r1
  404c92:	dbe2      	blt.n	404c5a <__swbuf_r+0x36>
  404c94:	4621      	mov	r1, r4
  404c96:	4630      	mov	r0, r6
  404c98:	f7fd fe60 	bl	40295c <_fflush_r>
  404c9c:	b940      	cbnz	r0, 404cb0 <__swbuf_r+0x8c>
  404c9e:	6822      	ldr	r2, [r4, #0]
  404ca0:	2301      	movs	r3, #1
  404ca2:	e7db      	b.n	404c5c <__swbuf_r+0x38>
  404ca4:	4621      	mov	r1, r4
  404ca6:	4630      	mov	r0, r6
  404ca8:	f7fd fe58 	bl	40295c <_fflush_r>
  404cac:	2800      	cmp	r0, #0
  404cae:	d0e3      	beq.n	404c78 <__swbuf_r+0x54>
  404cb0:	f04f 37ff 	mov.w	r7, #4294967295
  404cb4:	e7e0      	b.n	404c78 <__swbuf_r+0x54>
  404cb6:	4621      	mov	r1, r4
  404cb8:	4630      	mov	r0, r6
  404cba:	f7fd fd3b 	bl	402734 <__swsetup_r>
  404cbe:	2800      	cmp	r0, #0
  404cc0:	d1f6      	bne.n	404cb0 <__swbuf_r+0x8c>
  404cc2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404cc6:	6923      	ldr	r3, [r4, #16]
  404cc8:	b291      	uxth	r1, r2
  404cca:	e7bd      	b.n	404c48 <__swbuf_r+0x24>
  404ccc:	f7fd feb0 	bl	402a30 <__sinit>
  404cd0:	e7b0      	b.n	404c34 <__swbuf_r+0x10>
  404cd2:	bf00      	nop

00404cd4 <_wcrtomb_r>:
  404cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
  404cd6:	4606      	mov	r6, r0
  404cd8:	b085      	sub	sp, #20
  404cda:	461f      	mov	r7, r3
  404cdc:	b189      	cbz	r1, 404d02 <_wcrtomb_r+0x2e>
  404cde:	4c10      	ldr	r4, [pc, #64]	; (404d20 <_wcrtomb_r+0x4c>)
  404ce0:	4d10      	ldr	r5, [pc, #64]	; (404d24 <_wcrtomb_r+0x50>)
  404ce2:	6824      	ldr	r4, [r4, #0]
  404ce4:	6b64      	ldr	r4, [r4, #52]	; 0x34
  404ce6:	2c00      	cmp	r4, #0
  404ce8:	bf08      	it	eq
  404cea:	462c      	moveq	r4, r5
  404cec:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  404cf0:	47a0      	blx	r4
  404cf2:	1c43      	adds	r3, r0, #1
  404cf4:	d103      	bne.n	404cfe <_wcrtomb_r+0x2a>
  404cf6:	2200      	movs	r2, #0
  404cf8:	238a      	movs	r3, #138	; 0x8a
  404cfa:	603a      	str	r2, [r7, #0]
  404cfc:	6033      	str	r3, [r6, #0]
  404cfe:	b005      	add	sp, #20
  404d00:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404d02:	460c      	mov	r4, r1
  404d04:	4906      	ldr	r1, [pc, #24]	; (404d20 <_wcrtomb_r+0x4c>)
  404d06:	4a07      	ldr	r2, [pc, #28]	; (404d24 <_wcrtomb_r+0x50>)
  404d08:	6809      	ldr	r1, [r1, #0]
  404d0a:	6b49      	ldr	r1, [r1, #52]	; 0x34
  404d0c:	2900      	cmp	r1, #0
  404d0e:	bf08      	it	eq
  404d10:	4611      	moveq	r1, r2
  404d12:	4622      	mov	r2, r4
  404d14:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  404d18:	a901      	add	r1, sp, #4
  404d1a:	47a0      	blx	r4
  404d1c:	e7e9      	b.n	404cf2 <_wcrtomb_r+0x1e>
  404d1e:	bf00      	nop
  404d20:	20400008 	.word	0x20400008
  404d24:	2040043c 	.word	0x2040043c

00404d28 <__ascii_wctomb>:
  404d28:	b121      	cbz	r1, 404d34 <__ascii_wctomb+0xc>
  404d2a:	2aff      	cmp	r2, #255	; 0xff
  404d2c:	d804      	bhi.n	404d38 <__ascii_wctomb+0x10>
  404d2e:	700a      	strb	r2, [r1, #0]
  404d30:	2001      	movs	r0, #1
  404d32:	4770      	bx	lr
  404d34:	4608      	mov	r0, r1
  404d36:	4770      	bx	lr
  404d38:	238a      	movs	r3, #138	; 0x8a
  404d3a:	6003      	str	r3, [r0, #0]
  404d3c:	f04f 30ff 	mov.w	r0, #4294967295
  404d40:	4770      	bx	lr
  404d42:	bf00      	nop

00404d44 <_write_r>:
  404d44:	b570      	push	{r4, r5, r6, lr}
  404d46:	460d      	mov	r5, r1
  404d48:	4c08      	ldr	r4, [pc, #32]	; (404d6c <_write_r+0x28>)
  404d4a:	4611      	mov	r1, r2
  404d4c:	4606      	mov	r6, r0
  404d4e:	461a      	mov	r2, r3
  404d50:	4628      	mov	r0, r5
  404d52:	2300      	movs	r3, #0
  404d54:	6023      	str	r3, [r4, #0]
  404d56:	f7fb fa93 	bl	400280 <_write>
  404d5a:	1c43      	adds	r3, r0, #1
  404d5c:	d000      	beq.n	404d60 <_write_r+0x1c>
  404d5e:	bd70      	pop	{r4, r5, r6, pc}
  404d60:	6823      	ldr	r3, [r4, #0]
  404d62:	2b00      	cmp	r3, #0
  404d64:	d0fb      	beq.n	404d5e <_write_r+0x1a>
  404d66:	6033      	str	r3, [r6, #0]
  404d68:	bd70      	pop	{r4, r5, r6, pc}
  404d6a:	bf00      	nop
  404d6c:	20400ab0 	.word	0x20400ab0

00404d70 <__register_exitproc>:
  404d70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404d74:	4d2c      	ldr	r5, [pc, #176]	; (404e28 <__register_exitproc+0xb8>)
  404d76:	4606      	mov	r6, r0
  404d78:	6828      	ldr	r0, [r5, #0]
  404d7a:	4698      	mov	r8, r3
  404d7c:	460f      	mov	r7, r1
  404d7e:	4691      	mov	r9, r2
  404d80:	f7fe fb3e 	bl	403400 <__retarget_lock_acquire_recursive>
  404d84:	4b29      	ldr	r3, [pc, #164]	; (404e2c <__register_exitproc+0xbc>)
  404d86:	681c      	ldr	r4, [r3, #0]
  404d88:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  404d8c:	2b00      	cmp	r3, #0
  404d8e:	d03e      	beq.n	404e0e <__register_exitproc+0x9e>
  404d90:	685a      	ldr	r2, [r3, #4]
  404d92:	2a1f      	cmp	r2, #31
  404d94:	dc1c      	bgt.n	404dd0 <__register_exitproc+0x60>
  404d96:	f102 0e01 	add.w	lr, r2, #1
  404d9a:	b176      	cbz	r6, 404dba <__register_exitproc+0x4a>
  404d9c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  404da0:	2401      	movs	r4, #1
  404da2:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  404da6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  404daa:	4094      	lsls	r4, r2
  404dac:	4320      	orrs	r0, r4
  404dae:	2e02      	cmp	r6, #2
  404db0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  404db4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  404db8:	d023      	beq.n	404e02 <__register_exitproc+0x92>
  404dba:	3202      	adds	r2, #2
  404dbc:	f8c3 e004 	str.w	lr, [r3, #4]
  404dc0:	6828      	ldr	r0, [r5, #0]
  404dc2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  404dc6:	f7fe fb1d 	bl	403404 <__retarget_lock_release_recursive>
  404dca:	2000      	movs	r0, #0
  404dcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404dd0:	4b17      	ldr	r3, [pc, #92]	; (404e30 <__register_exitproc+0xc0>)
  404dd2:	b30b      	cbz	r3, 404e18 <__register_exitproc+0xa8>
  404dd4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  404dd8:	f7fe fb8e 	bl	4034f8 <malloc>
  404ddc:	4603      	mov	r3, r0
  404dde:	b1d8      	cbz	r0, 404e18 <__register_exitproc+0xa8>
  404de0:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  404de4:	6002      	str	r2, [r0, #0]
  404de6:	2100      	movs	r1, #0
  404de8:	6041      	str	r1, [r0, #4]
  404dea:	460a      	mov	r2, r1
  404dec:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  404df0:	f04f 0e01 	mov.w	lr, #1
  404df4:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  404df8:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  404dfc:	2e00      	cmp	r6, #0
  404dfe:	d0dc      	beq.n	404dba <__register_exitproc+0x4a>
  404e00:	e7cc      	b.n	404d9c <__register_exitproc+0x2c>
  404e02:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  404e06:	430c      	orrs	r4, r1
  404e08:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  404e0c:	e7d5      	b.n	404dba <__register_exitproc+0x4a>
  404e0e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  404e12:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  404e16:	e7bb      	b.n	404d90 <__register_exitproc+0x20>
  404e18:	6828      	ldr	r0, [r5, #0]
  404e1a:	f7fe faf3 	bl	403404 <__retarget_lock_release_recursive>
  404e1e:	f04f 30ff 	mov.w	r0, #4294967295
  404e22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404e26:	bf00      	nop
  404e28:	20400438 	.word	0x20400438
  404e2c:	00405308 	.word	0x00405308
  404e30:	004034f9 	.word	0x004034f9

00404e34 <_close_r>:
  404e34:	b538      	push	{r3, r4, r5, lr}
  404e36:	4c07      	ldr	r4, [pc, #28]	; (404e54 <_close_r+0x20>)
  404e38:	2300      	movs	r3, #0
  404e3a:	4605      	mov	r5, r0
  404e3c:	4608      	mov	r0, r1
  404e3e:	6023      	str	r3, [r4, #0]
  404e40:	f7fb fde8 	bl	400a14 <_close>
  404e44:	1c43      	adds	r3, r0, #1
  404e46:	d000      	beq.n	404e4a <_close_r+0x16>
  404e48:	bd38      	pop	{r3, r4, r5, pc}
  404e4a:	6823      	ldr	r3, [r4, #0]
  404e4c:	2b00      	cmp	r3, #0
  404e4e:	d0fb      	beq.n	404e48 <_close_r+0x14>
  404e50:	602b      	str	r3, [r5, #0]
  404e52:	bd38      	pop	{r3, r4, r5, pc}
  404e54:	20400ab0 	.word	0x20400ab0

00404e58 <_fclose_r>:
  404e58:	b570      	push	{r4, r5, r6, lr}
  404e5a:	b159      	cbz	r1, 404e74 <_fclose_r+0x1c>
  404e5c:	4605      	mov	r5, r0
  404e5e:	460c      	mov	r4, r1
  404e60:	b110      	cbz	r0, 404e68 <_fclose_r+0x10>
  404e62:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404e64:	2b00      	cmp	r3, #0
  404e66:	d03c      	beq.n	404ee2 <_fclose_r+0x8a>
  404e68:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404e6a:	07d8      	lsls	r0, r3, #31
  404e6c:	d505      	bpl.n	404e7a <_fclose_r+0x22>
  404e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404e72:	b92b      	cbnz	r3, 404e80 <_fclose_r+0x28>
  404e74:	2600      	movs	r6, #0
  404e76:	4630      	mov	r0, r6
  404e78:	bd70      	pop	{r4, r5, r6, pc}
  404e7a:	89a3      	ldrh	r3, [r4, #12]
  404e7c:	0599      	lsls	r1, r3, #22
  404e7e:	d53c      	bpl.n	404efa <_fclose_r+0xa2>
  404e80:	4621      	mov	r1, r4
  404e82:	4628      	mov	r0, r5
  404e84:	f7fd fcca 	bl	40281c <__sflush_r>
  404e88:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404e8a:	4606      	mov	r6, r0
  404e8c:	b133      	cbz	r3, 404e9c <_fclose_r+0x44>
  404e8e:	69e1      	ldr	r1, [r4, #28]
  404e90:	4628      	mov	r0, r5
  404e92:	4798      	blx	r3
  404e94:	2800      	cmp	r0, #0
  404e96:	bfb8      	it	lt
  404e98:	f04f 36ff 	movlt.w	r6, #4294967295
  404e9c:	89a3      	ldrh	r3, [r4, #12]
  404e9e:	061a      	lsls	r2, r3, #24
  404ea0:	d422      	bmi.n	404ee8 <_fclose_r+0x90>
  404ea2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404ea4:	b141      	cbz	r1, 404eb8 <_fclose_r+0x60>
  404ea6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404eaa:	4299      	cmp	r1, r3
  404eac:	d002      	beq.n	404eb4 <_fclose_r+0x5c>
  404eae:	4628      	mov	r0, r5
  404eb0:	f7fd ffc6 	bl	402e40 <_free_r>
  404eb4:	2300      	movs	r3, #0
  404eb6:	6323      	str	r3, [r4, #48]	; 0x30
  404eb8:	6c61      	ldr	r1, [r4, #68]	; 0x44
  404eba:	b121      	cbz	r1, 404ec6 <_fclose_r+0x6e>
  404ebc:	4628      	mov	r0, r5
  404ebe:	f7fd ffbf 	bl	402e40 <_free_r>
  404ec2:	2300      	movs	r3, #0
  404ec4:	6463      	str	r3, [r4, #68]	; 0x44
  404ec6:	f7fd fddf 	bl	402a88 <__sfp_lock_acquire>
  404eca:	6e63      	ldr	r3, [r4, #100]	; 0x64
  404ecc:	2200      	movs	r2, #0
  404ece:	07db      	lsls	r3, r3, #31
  404ed0:	81a2      	strh	r2, [r4, #12]
  404ed2:	d50e      	bpl.n	404ef2 <_fclose_r+0x9a>
  404ed4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404ed6:	f7fe fa91 	bl	4033fc <__retarget_lock_close_recursive>
  404eda:	f7fd fddb 	bl	402a94 <__sfp_lock_release>
  404ede:	4630      	mov	r0, r6
  404ee0:	bd70      	pop	{r4, r5, r6, pc}
  404ee2:	f7fd fda5 	bl	402a30 <__sinit>
  404ee6:	e7bf      	b.n	404e68 <_fclose_r+0x10>
  404ee8:	6921      	ldr	r1, [r4, #16]
  404eea:	4628      	mov	r0, r5
  404eec:	f7fd ffa8 	bl	402e40 <_free_r>
  404ef0:	e7d7      	b.n	404ea2 <_fclose_r+0x4a>
  404ef2:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404ef4:	f7fe fa86 	bl	403404 <__retarget_lock_release_recursive>
  404ef8:	e7ec      	b.n	404ed4 <_fclose_r+0x7c>
  404efa:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404efc:	f7fe fa80 	bl	403400 <__retarget_lock_acquire_recursive>
  404f00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404f04:	2b00      	cmp	r3, #0
  404f06:	d1bb      	bne.n	404e80 <_fclose_r+0x28>
  404f08:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404f0a:	f016 0601 	ands.w	r6, r6, #1
  404f0e:	d1b1      	bne.n	404e74 <_fclose_r+0x1c>
  404f10:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404f12:	f7fe fa77 	bl	403404 <__retarget_lock_release_recursive>
  404f16:	4630      	mov	r0, r6
  404f18:	bd70      	pop	{r4, r5, r6, pc}
  404f1a:	bf00      	nop

00404f1c <_fstat_r>:
  404f1c:	b538      	push	{r3, r4, r5, lr}
  404f1e:	460b      	mov	r3, r1
  404f20:	4c07      	ldr	r4, [pc, #28]	; (404f40 <_fstat_r+0x24>)
  404f22:	4605      	mov	r5, r0
  404f24:	4611      	mov	r1, r2
  404f26:	4618      	mov	r0, r3
  404f28:	2300      	movs	r3, #0
  404f2a:	6023      	str	r3, [r4, #0]
  404f2c:	f7fb fd75 	bl	400a1a <_fstat>
  404f30:	1c43      	adds	r3, r0, #1
  404f32:	d000      	beq.n	404f36 <_fstat_r+0x1a>
  404f34:	bd38      	pop	{r3, r4, r5, pc}
  404f36:	6823      	ldr	r3, [r4, #0]
  404f38:	2b00      	cmp	r3, #0
  404f3a:	d0fb      	beq.n	404f34 <_fstat_r+0x18>
  404f3c:	602b      	str	r3, [r5, #0]
  404f3e:	bd38      	pop	{r3, r4, r5, pc}
  404f40:	20400ab0 	.word	0x20400ab0

00404f44 <_isatty_r>:
  404f44:	b538      	push	{r3, r4, r5, lr}
  404f46:	4c07      	ldr	r4, [pc, #28]	; (404f64 <_isatty_r+0x20>)
  404f48:	2300      	movs	r3, #0
  404f4a:	4605      	mov	r5, r0
  404f4c:	4608      	mov	r0, r1
  404f4e:	6023      	str	r3, [r4, #0]
  404f50:	f7fb fd68 	bl	400a24 <_isatty>
  404f54:	1c43      	adds	r3, r0, #1
  404f56:	d000      	beq.n	404f5a <_isatty_r+0x16>
  404f58:	bd38      	pop	{r3, r4, r5, pc}
  404f5a:	6823      	ldr	r3, [r4, #0]
  404f5c:	2b00      	cmp	r3, #0
  404f5e:	d0fb      	beq.n	404f58 <_isatty_r+0x14>
  404f60:	602b      	str	r3, [r5, #0]
  404f62:	bd38      	pop	{r3, r4, r5, pc}
  404f64:	20400ab0 	.word	0x20400ab0

00404f68 <_lseek_r>:
  404f68:	b570      	push	{r4, r5, r6, lr}
  404f6a:	460d      	mov	r5, r1
  404f6c:	4c08      	ldr	r4, [pc, #32]	; (404f90 <_lseek_r+0x28>)
  404f6e:	4611      	mov	r1, r2
  404f70:	4606      	mov	r6, r0
  404f72:	461a      	mov	r2, r3
  404f74:	4628      	mov	r0, r5
  404f76:	2300      	movs	r3, #0
  404f78:	6023      	str	r3, [r4, #0]
  404f7a:	f7fb fd55 	bl	400a28 <_lseek>
  404f7e:	1c43      	adds	r3, r0, #1
  404f80:	d000      	beq.n	404f84 <_lseek_r+0x1c>
  404f82:	bd70      	pop	{r4, r5, r6, pc}
  404f84:	6823      	ldr	r3, [r4, #0]
  404f86:	2b00      	cmp	r3, #0
  404f88:	d0fb      	beq.n	404f82 <_lseek_r+0x1a>
  404f8a:	6033      	str	r3, [r6, #0]
  404f8c:	bd70      	pop	{r4, r5, r6, pc}
  404f8e:	bf00      	nop
  404f90:	20400ab0 	.word	0x20400ab0

00404f94 <_read_r>:
  404f94:	b570      	push	{r4, r5, r6, lr}
  404f96:	460d      	mov	r5, r1
  404f98:	4c08      	ldr	r4, [pc, #32]	; (404fbc <_read_r+0x28>)
  404f9a:	4611      	mov	r1, r2
  404f9c:	4606      	mov	r6, r0
  404f9e:	461a      	mov	r2, r3
  404fa0:	4628      	mov	r0, r5
  404fa2:	2300      	movs	r3, #0
  404fa4:	6023      	str	r3, [r4, #0]
  404fa6:	f7fb f94d 	bl	400244 <_read>
  404faa:	1c43      	adds	r3, r0, #1
  404fac:	d000      	beq.n	404fb0 <_read_r+0x1c>
  404fae:	bd70      	pop	{r4, r5, r6, pc}
  404fb0:	6823      	ldr	r3, [r4, #0]
  404fb2:	2b00      	cmp	r3, #0
  404fb4:	d0fb      	beq.n	404fae <_read_r+0x1a>
  404fb6:	6033      	str	r3, [r6, #0]
  404fb8:	bd70      	pop	{r4, r5, r6, pc}
  404fba:	bf00      	nop
  404fbc:	20400ab0 	.word	0x20400ab0

00404fc0 <__aeabi_uldivmod>:
  404fc0:	b953      	cbnz	r3, 404fd8 <__aeabi_uldivmod+0x18>
  404fc2:	b94a      	cbnz	r2, 404fd8 <__aeabi_uldivmod+0x18>
  404fc4:	2900      	cmp	r1, #0
  404fc6:	bf08      	it	eq
  404fc8:	2800      	cmpeq	r0, #0
  404fca:	bf1c      	itt	ne
  404fcc:	f04f 31ff 	movne.w	r1, #4294967295
  404fd0:	f04f 30ff 	movne.w	r0, #4294967295
  404fd4:	f000 b97a 	b.w	4052cc <__aeabi_idiv0>
  404fd8:	f1ad 0c08 	sub.w	ip, sp, #8
  404fdc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404fe0:	f000 f806 	bl	404ff0 <__udivmoddi4>
  404fe4:	f8dd e004 	ldr.w	lr, [sp, #4]
  404fe8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404fec:	b004      	add	sp, #16
  404fee:	4770      	bx	lr

00404ff0 <__udivmoddi4>:
  404ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404ff4:	468c      	mov	ip, r1
  404ff6:	460d      	mov	r5, r1
  404ff8:	4604      	mov	r4, r0
  404ffa:	9e08      	ldr	r6, [sp, #32]
  404ffc:	2b00      	cmp	r3, #0
  404ffe:	d151      	bne.n	4050a4 <__udivmoddi4+0xb4>
  405000:	428a      	cmp	r2, r1
  405002:	4617      	mov	r7, r2
  405004:	d96d      	bls.n	4050e2 <__udivmoddi4+0xf2>
  405006:	fab2 fe82 	clz	lr, r2
  40500a:	f1be 0f00 	cmp.w	lr, #0
  40500e:	d00b      	beq.n	405028 <__udivmoddi4+0x38>
  405010:	f1ce 0c20 	rsb	ip, lr, #32
  405014:	fa01 f50e 	lsl.w	r5, r1, lr
  405018:	fa20 fc0c 	lsr.w	ip, r0, ip
  40501c:	fa02 f70e 	lsl.w	r7, r2, lr
  405020:	ea4c 0c05 	orr.w	ip, ip, r5
  405024:	fa00 f40e 	lsl.w	r4, r0, lr
  405028:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40502c:	0c25      	lsrs	r5, r4, #16
  40502e:	fbbc f8fa 	udiv	r8, ip, sl
  405032:	fa1f f987 	uxth.w	r9, r7
  405036:	fb0a cc18 	mls	ip, sl, r8, ip
  40503a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40503e:	fb08 f309 	mul.w	r3, r8, r9
  405042:	42ab      	cmp	r3, r5
  405044:	d90a      	bls.n	40505c <__udivmoddi4+0x6c>
  405046:	19ed      	adds	r5, r5, r7
  405048:	f108 32ff 	add.w	r2, r8, #4294967295
  40504c:	f080 8123 	bcs.w	405296 <__udivmoddi4+0x2a6>
  405050:	42ab      	cmp	r3, r5
  405052:	f240 8120 	bls.w	405296 <__udivmoddi4+0x2a6>
  405056:	f1a8 0802 	sub.w	r8, r8, #2
  40505a:	443d      	add	r5, r7
  40505c:	1aed      	subs	r5, r5, r3
  40505e:	b2a4      	uxth	r4, r4
  405060:	fbb5 f0fa 	udiv	r0, r5, sl
  405064:	fb0a 5510 	mls	r5, sl, r0, r5
  405068:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40506c:	fb00 f909 	mul.w	r9, r0, r9
  405070:	45a1      	cmp	r9, r4
  405072:	d909      	bls.n	405088 <__udivmoddi4+0x98>
  405074:	19e4      	adds	r4, r4, r7
  405076:	f100 33ff 	add.w	r3, r0, #4294967295
  40507a:	f080 810a 	bcs.w	405292 <__udivmoddi4+0x2a2>
  40507e:	45a1      	cmp	r9, r4
  405080:	f240 8107 	bls.w	405292 <__udivmoddi4+0x2a2>
  405084:	3802      	subs	r0, #2
  405086:	443c      	add	r4, r7
  405088:	eba4 0409 	sub.w	r4, r4, r9
  40508c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405090:	2100      	movs	r1, #0
  405092:	2e00      	cmp	r6, #0
  405094:	d061      	beq.n	40515a <__udivmoddi4+0x16a>
  405096:	fa24 f40e 	lsr.w	r4, r4, lr
  40509a:	2300      	movs	r3, #0
  40509c:	6034      	str	r4, [r6, #0]
  40509e:	6073      	str	r3, [r6, #4]
  4050a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4050a4:	428b      	cmp	r3, r1
  4050a6:	d907      	bls.n	4050b8 <__udivmoddi4+0xc8>
  4050a8:	2e00      	cmp	r6, #0
  4050aa:	d054      	beq.n	405156 <__udivmoddi4+0x166>
  4050ac:	2100      	movs	r1, #0
  4050ae:	e886 0021 	stmia.w	r6, {r0, r5}
  4050b2:	4608      	mov	r0, r1
  4050b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4050b8:	fab3 f183 	clz	r1, r3
  4050bc:	2900      	cmp	r1, #0
  4050be:	f040 808e 	bne.w	4051de <__udivmoddi4+0x1ee>
  4050c2:	42ab      	cmp	r3, r5
  4050c4:	d302      	bcc.n	4050cc <__udivmoddi4+0xdc>
  4050c6:	4282      	cmp	r2, r0
  4050c8:	f200 80fa 	bhi.w	4052c0 <__udivmoddi4+0x2d0>
  4050cc:	1a84      	subs	r4, r0, r2
  4050ce:	eb65 0503 	sbc.w	r5, r5, r3
  4050d2:	2001      	movs	r0, #1
  4050d4:	46ac      	mov	ip, r5
  4050d6:	2e00      	cmp	r6, #0
  4050d8:	d03f      	beq.n	40515a <__udivmoddi4+0x16a>
  4050da:	e886 1010 	stmia.w	r6, {r4, ip}
  4050de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4050e2:	b912      	cbnz	r2, 4050ea <__udivmoddi4+0xfa>
  4050e4:	2701      	movs	r7, #1
  4050e6:	fbb7 f7f2 	udiv	r7, r7, r2
  4050ea:	fab7 fe87 	clz	lr, r7
  4050ee:	f1be 0f00 	cmp.w	lr, #0
  4050f2:	d134      	bne.n	40515e <__udivmoddi4+0x16e>
  4050f4:	1beb      	subs	r3, r5, r7
  4050f6:	0c3a      	lsrs	r2, r7, #16
  4050f8:	fa1f fc87 	uxth.w	ip, r7
  4050fc:	2101      	movs	r1, #1
  4050fe:	fbb3 f8f2 	udiv	r8, r3, r2
  405102:	0c25      	lsrs	r5, r4, #16
  405104:	fb02 3318 	mls	r3, r2, r8, r3
  405108:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40510c:	fb0c f308 	mul.w	r3, ip, r8
  405110:	42ab      	cmp	r3, r5
  405112:	d907      	bls.n	405124 <__udivmoddi4+0x134>
  405114:	19ed      	adds	r5, r5, r7
  405116:	f108 30ff 	add.w	r0, r8, #4294967295
  40511a:	d202      	bcs.n	405122 <__udivmoddi4+0x132>
  40511c:	42ab      	cmp	r3, r5
  40511e:	f200 80d1 	bhi.w	4052c4 <__udivmoddi4+0x2d4>
  405122:	4680      	mov	r8, r0
  405124:	1aed      	subs	r5, r5, r3
  405126:	b2a3      	uxth	r3, r4
  405128:	fbb5 f0f2 	udiv	r0, r5, r2
  40512c:	fb02 5510 	mls	r5, r2, r0, r5
  405130:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405134:	fb0c fc00 	mul.w	ip, ip, r0
  405138:	45a4      	cmp	ip, r4
  40513a:	d907      	bls.n	40514c <__udivmoddi4+0x15c>
  40513c:	19e4      	adds	r4, r4, r7
  40513e:	f100 33ff 	add.w	r3, r0, #4294967295
  405142:	d202      	bcs.n	40514a <__udivmoddi4+0x15a>
  405144:	45a4      	cmp	ip, r4
  405146:	f200 80b8 	bhi.w	4052ba <__udivmoddi4+0x2ca>
  40514a:	4618      	mov	r0, r3
  40514c:	eba4 040c 	sub.w	r4, r4, ip
  405150:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  405154:	e79d      	b.n	405092 <__udivmoddi4+0xa2>
  405156:	4631      	mov	r1, r6
  405158:	4630      	mov	r0, r6
  40515a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40515e:	f1ce 0420 	rsb	r4, lr, #32
  405162:	fa05 f30e 	lsl.w	r3, r5, lr
  405166:	fa07 f70e 	lsl.w	r7, r7, lr
  40516a:	fa20 f804 	lsr.w	r8, r0, r4
  40516e:	0c3a      	lsrs	r2, r7, #16
  405170:	fa25 f404 	lsr.w	r4, r5, r4
  405174:	ea48 0803 	orr.w	r8, r8, r3
  405178:	fbb4 f1f2 	udiv	r1, r4, r2
  40517c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  405180:	fb02 4411 	mls	r4, r2, r1, r4
  405184:	fa1f fc87 	uxth.w	ip, r7
  405188:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40518c:	fb01 f30c 	mul.w	r3, r1, ip
  405190:	42ab      	cmp	r3, r5
  405192:	fa00 f40e 	lsl.w	r4, r0, lr
  405196:	d909      	bls.n	4051ac <__udivmoddi4+0x1bc>
  405198:	19ed      	adds	r5, r5, r7
  40519a:	f101 30ff 	add.w	r0, r1, #4294967295
  40519e:	f080 808a 	bcs.w	4052b6 <__udivmoddi4+0x2c6>
  4051a2:	42ab      	cmp	r3, r5
  4051a4:	f240 8087 	bls.w	4052b6 <__udivmoddi4+0x2c6>
  4051a8:	3902      	subs	r1, #2
  4051aa:	443d      	add	r5, r7
  4051ac:	1aeb      	subs	r3, r5, r3
  4051ae:	fa1f f588 	uxth.w	r5, r8
  4051b2:	fbb3 f0f2 	udiv	r0, r3, r2
  4051b6:	fb02 3310 	mls	r3, r2, r0, r3
  4051ba:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4051be:	fb00 f30c 	mul.w	r3, r0, ip
  4051c2:	42ab      	cmp	r3, r5
  4051c4:	d907      	bls.n	4051d6 <__udivmoddi4+0x1e6>
  4051c6:	19ed      	adds	r5, r5, r7
  4051c8:	f100 38ff 	add.w	r8, r0, #4294967295
  4051cc:	d26f      	bcs.n	4052ae <__udivmoddi4+0x2be>
  4051ce:	42ab      	cmp	r3, r5
  4051d0:	d96d      	bls.n	4052ae <__udivmoddi4+0x2be>
  4051d2:	3802      	subs	r0, #2
  4051d4:	443d      	add	r5, r7
  4051d6:	1aeb      	subs	r3, r5, r3
  4051d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4051dc:	e78f      	b.n	4050fe <__udivmoddi4+0x10e>
  4051de:	f1c1 0720 	rsb	r7, r1, #32
  4051e2:	fa22 f807 	lsr.w	r8, r2, r7
  4051e6:	408b      	lsls	r3, r1
  4051e8:	fa05 f401 	lsl.w	r4, r5, r1
  4051ec:	ea48 0303 	orr.w	r3, r8, r3
  4051f0:	fa20 fe07 	lsr.w	lr, r0, r7
  4051f4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4051f8:	40fd      	lsrs	r5, r7
  4051fa:	ea4e 0e04 	orr.w	lr, lr, r4
  4051fe:	fbb5 f9fc 	udiv	r9, r5, ip
  405202:	ea4f 441e 	mov.w	r4, lr, lsr #16
  405206:	fb0c 5519 	mls	r5, ip, r9, r5
  40520a:	fa1f f883 	uxth.w	r8, r3
  40520e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  405212:	fb09 f408 	mul.w	r4, r9, r8
  405216:	42ac      	cmp	r4, r5
  405218:	fa02 f201 	lsl.w	r2, r2, r1
  40521c:	fa00 fa01 	lsl.w	sl, r0, r1
  405220:	d908      	bls.n	405234 <__udivmoddi4+0x244>
  405222:	18ed      	adds	r5, r5, r3
  405224:	f109 30ff 	add.w	r0, r9, #4294967295
  405228:	d243      	bcs.n	4052b2 <__udivmoddi4+0x2c2>
  40522a:	42ac      	cmp	r4, r5
  40522c:	d941      	bls.n	4052b2 <__udivmoddi4+0x2c2>
  40522e:	f1a9 0902 	sub.w	r9, r9, #2
  405232:	441d      	add	r5, r3
  405234:	1b2d      	subs	r5, r5, r4
  405236:	fa1f fe8e 	uxth.w	lr, lr
  40523a:	fbb5 f0fc 	udiv	r0, r5, ip
  40523e:	fb0c 5510 	mls	r5, ip, r0, r5
  405242:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  405246:	fb00 f808 	mul.w	r8, r0, r8
  40524a:	45a0      	cmp	r8, r4
  40524c:	d907      	bls.n	40525e <__udivmoddi4+0x26e>
  40524e:	18e4      	adds	r4, r4, r3
  405250:	f100 35ff 	add.w	r5, r0, #4294967295
  405254:	d229      	bcs.n	4052aa <__udivmoddi4+0x2ba>
  405256:	45a0      	cmp	r8, r4
  405258:	d927      	bls.n	4052aa <__udivmoddi4+0x2ba>
  40525a:	3802      	subs	r0, #2
  40525c:	441c      	add	r4, r3
  40525e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  405262:	eba4 0408 	sub.w	r4, r4, r8
  405266:	fba0 8902 	umull	r8, r9, r0, r2
  40526a:	454c      	cmp	r4, r9
  40526c:	46c6      	mov	lr, r8
  40526e:	464d      	mov	r5, r9
  405270:	d315      	bcc.n	40529e <__udivmoddi4+0x2ae>
  405272:	d012      	beq.n	40529a <__udivmoddi4+0x2aa>
  405274:	b156      	cbz	r6, 40528c <__udivmoddi4+0x29c>
  405276:	ebba 030e 	subs.w	r3, sl, lr
  40527a:	eb64 0405 	sbc.w	r4, r4, r5
  40527e:	fa04 f707 	lsl.w	r7, r4, r7
  405282:	40cb      	lsrs	r3, r1
  405284:	431f      	orrs	r7, r3
  405286:	40cc      	lsrs	r4, r1
  405288:	6037      	str	r7, [r6, #0]
  40528a:	6074      	str	r4, [r6, #4]
  40528c:	2100      	movs	r1, #0
  40528e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405292:	4618      	mov	r0, r3
  405294:	e6f8      	b.n	405088 <__udivmoddi4+0x98>
  405296:	4690      	mov	r8, r2
  405298:	e6e0      	b.n	40505c <__udivmoddi4+0x6c>
  40529a:	45c2      	cmp	sl, r8
  40529c:	d2ea      	bcs.n	405274 <__udivmoddi4+0x284>
  40529e:	ebb8 0e02 	subs.w	lr, r8, r2
  4052a2:	eb69 0503 	sbc.w	r5, r9, r3
  4052a6:	3801      	subs	r0, #1
  4052a8:	e7e4      	b.n	405274 <__udivmoddi4+0x284>
  4052aa:	4628      	mov	r0, r5
  4052ac:	e7d7      	b.n	40525e <__udivmoddi4+0x26e>
  4052ae:	4640      	mov	r0, r8
  4052b0:	e791      	b.n	4051d6 <__udivmoddi4+0x1e6>
  4052b2:	4681      	mov	r9, r0
  4052b4:	e7be      	b.n	405234 <__udivmoddi4+0x244>
  4052b6:	4601      	mov	r1, r0
  4052b8:	e778      	b.n	4051ac <__udivmoddi4+0x1bc>
  4052ba:	3802      	subs	r0, #2
  4052bc:	443c      	add	r4, r7
  4052be:	e745      	b.n	40514c <__udivmoddi4+0x15c>
  4052c0:	4608      	mov	r0, r1
  4052c2:	e708      	b.n	4050d6 <__udivmoddi4+0xe6>
  4052c4:	f1a8 0802 	sub.w	r8, r8, #2
  4052c8:	443d      	add	r5, r7
  4052ca:	e72b      	b.n	405124 <__udivmoddi4+0x134>

004052cc <__aeabi_idiv0>:
  4052cc:	4770      	bx	lr
  4052ce:	bf00      	nop
  4052d0:	6e450a0d 	.word	0x6e450a0d
  4052d4:	20726574 	.word	0x20726574
  4052d8:	756e2061 	.word	0x756e2061
  4052dc:	7265626d 	.word	0x7265626d
  4052e0:	0000203a 	.word	0x0000203a
  4052e4:	00007325 	.word	0x00007325
  4052e8:	6f590a0d 	.word	0x6f590a0d
  4052ec:	6e652075 	.word	0x6e652075
  4052f0:	65726574 	.word	0x65726574
  4052f4:	68742064 	.word	0x68742064
  4052f8:	756e2065 	.word	0x756e2065
  4052fc:	7265626d 	.word	0x7265626d
  405300:	7325203a 	.word	0x7325203a
  405304:	00000a0d 	.word	0x00000a0d

00405308 <_global_impure_ptr>:
  405308:	20400010 33323130 37363534 42413938     ..@ 0123456789AB
  405318:	46454443 00000000 33323130 37363534     CDEF....01234567
  405328:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  405338:	0000296c                                l)..

0040533c <blanks.7217>:
  40533c:	20202020 20202020 20202020 20202020                     

0040534c <zeroes.7218>:
  40534c:	30303030 30303030 30303030 30303030     0000000000000000

0040535c <basefix.6805>:
  40535c:	0001000a 00030002 00050004 00070006     ................
  40536c:	00090008 000b000a 000d000c 000f000e     ................
  40537c:	00000010 00000043 49534f50 00000058     ....C...POSIX...
  40538c:	0000002e                                ....

00405390 <_ctype_>:
  405390:	20202000 20202020 28282020 20282828     .         ((((( 
  4053a0:	20202020 20202020 20202020 20202020                     
  4053b0:	10108820 10101010 10101010 10101010      ...............
  4053c0:	04040410 04040404 10040404 10101010     ................
  4053d0:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4053e0:	01010101 01010101 01010101 10101010     ................
  4053f0:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405400:	02020202 02020202 02020202 10101010     ................
  405410:	00000020 00000000 00000000 00000000      ...............
	...

00405494 <_init>:
  405494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405496:	bf00      	nop
  405498:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40549a:	bc08      	pop	{r3}
  40549c:	469e      	mov	lr, r3
  40549e:	4770      	bx	lr

004054a0 <__init_array_start>:
  4054a0:	004027fd 	.word	0x004027fd

004054a4 <__frame_dummy_init_array_entry>:
  4054a4:	0040018d                                ..@.

004054a8 <_fini>:
  4054a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4054aa:	bf00      	nop
  4054ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4054ae:	bc08      	pop	{r3}
  4054b0:	469e      	mov	lr, r3
  4054b2:	4770      	bx	lr

004054b4 <__fini_array_start>:
  4054b4:	00400169 	.word	0x00400169
