# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab05.srcs/sources_1/new/WritebackStage.vhd" \
"../../../../lab05.srcs/sim_1/new/WritebackStTB.vhd" \

# Do not sort compile order
nosort
