{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 19:54:38 2007 " "Info: Processing started: Wed May 02 19:54:38 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register modulo:hour_1\|Count\[0\] register modulo:hour_1\|Count\[1\] 12.503 ns " "Info: Slack time is 12.503 ns for clock \"CLOCK_50\" between source register \"modulo:hour_1\|Count\[0\]\" and destination register \"modulo:hour_1\|Count\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "133.39 MHz 7.497 ns " "Info: Fmax is 133.39 MHz (period= 7.497 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.783 ns + Largest register register " "Info: + Largest register to register requirement is 19.783 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.003 ns + Largest " "Info: + Largest clock skew is -0.003 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.677 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.537 ns) 2.677 ns modulo:hour_1\|Count\[1\] 3 REG LCFF_X2_Y16_N27 12 " "Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X2_Y16_N27; Fanout = 12; REG Node = 'modulo:hour_1\|Count\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.560 ns" { CLOCK_50~clkctrl modulo:hour_1|Count[1] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.38 % ) " "Info: Total cell delay = 1.536 ns ( 57.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.141 ns ( 42.62 % ) " "Info: Total interconnect delay = 1.141 ns ( 42.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:hour_1|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:hour_1|Count[1] } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns modulo:hour_1\|Count\[0\] 3 REG LCFF_X43_Y16_N9 13 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X43_Y16_N9; Fanout = 13; REG Node = 'modulo:hour_1\|Count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl modulo:hour_1|Count[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:hour_1|Count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:hour_1|Count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:hour_1|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:hour_1|Count[1] } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:hour_1|Count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:hour_1|Count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:hour_1|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:hour_1|Count[1] } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:hour_1|Count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:hour_1|Count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.280 ns - Longest register register " "Info: - Longest register to register delay is 7.280 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns modulo:hour_1\|Count\[0\] 1 REG LCFF_X43_Y16_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y16_N9; Fanout = 13; REG Node = 'modulo:hour_1\|Count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { modulo:hour_1|Count[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.178 ns) + CELL(0.150 ns) 2.328 ns modulo:hour_1\|Equal0~36 2 COMB LCCOMB_X2_Y16_N20 4 " "Info: 2: + IC(2.178 ns) + CELL(0.150 ns) = 2.328 ns; Loc. = LCCOMB_X2_Y16_N20; Fanout = 4; COMB Node = 'modulo:hour_1\|Equal0~36'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { modulo:hour_1|Count[0] modulo:hour_1|Equal0~36 } "NODE_NAME" } } { "c:/altera/61/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/61/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 2.864 ns modulo:hour_1\|Count\[3\]~907 3 COMB LCCOMB_X2_Y16_N18 1 " "Info: 3: + IC(0.261 ns) + CELL(0.275 ns) = 2.864 ns; Loc. = LCCOMB_X2_Y16_N18; Fanout = 1; COMB Node = 'modulo:hour_1\|Count\[3\]~907'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { modulo:hour_1|Equal0~36 modulo:hour_1|Count[3]~907 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.199 ns) + CELL(0.150 ns) 5.213 ns modulo:hour_1\|Count\[3\]~908 4 COMB LCCOMB_X43_Y16_N28 4 " "Info: 4: + IC(2.199 ns) + CELL(0.150 ns) = 5.213 ns; Loc. = LCCOMB_X43_Y16_N28; Fanout = 4; COMB Node = 'modulo:hour_1\|Count\[3\]~908'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { modulo:hour_1|Count[3]~907 modulo:hour_1|Count[3]~908 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.833 ns) + CELL(0.150 ns) 7.196 ns modulo:hour_1\|Count\[1\]~911 5 COMB LCCOMB_X2_Y16_N26 1 " "Info: 5: + IC(1.833 ns) + CELL(0.150 ns) = 7.196 ns; Loc. = LCCOMB_X2_Y16_N26; Fanout = 1; COMB Node = 'modulo:hour_1\|Count\[1\]~911'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.983 ns" { modulo:hour_1|Count[3]~908 modulo:hour_1|Count[1]~911 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.280 ns modulo:hour_1\|Count\[1\] 6 REG LCFF_X2_Y16_N27 12 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 7.280 ns; Loc. = LCFF_X2_Y16_N27; Fanout = 12; REG Node = 'modulo:hour_1\|Count\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { modulo:hour_1|Count[1]~911 modulo:hour_1|Count[1] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.809 ns ( 11.11 % ) " "Info: Total cell delay = 0.809 ns ( 11.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.471 ns ( 88.89 % ) " "Info: Total interconnect delay = 6.471 ns ( 88.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.280 ns" { modulo:hour_1|Count[0] modulo:hour_1|Equal0~36 modulo:hour_1|Count[3]~907 modulo:hour_1|Count[3]~908 modulo:hour_1|Count[1]~911 modulo:hour_1|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.280 ns" { modulo:hour_1|Count[0] modulo:hour_1|Equal0~36 modulo:hour_1|Count[3]~907 modulo:hour_1|Count[3]~908 modulo:hour_1|Count[1]~911 modulo:hour_1|Count[1] } { 0.000ns 2.178ns 0.261ns 2.199ns 1.833ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:hour_1|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:hour_1|Count[1] } { 0.000ns 0.000ns 0.118ns 1.023ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:hour_1|Count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:hour_1|Count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.280 ns" { modulo:hour_1|Count[0] modulo:hour_1|Equal0~36 modulo:hour_1|Count[3]~907 modulo:hour_1|Count[3]~908 modulo:hour_1|Count[1]~911 modulo:hour_1|Count[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.280 ns" { modulo:hour_1|Count[0] modulo:hour_1|Equal0~36 modulo:hour_1|Count[3]~907 modulo:hour_1|Count[3]~908 modulo:hour_1|Count[1]~911 modulo:hour_1|Count[1] } { 0.000ns 2.178ns 0.261ns 2.199ns 1.833ns 0.000ns } { 0.000ns 0.150ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register slow_count\[0\] register slow_count\[0\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"slow_count\[0\]\" and destination register \"slow_count\[0\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns slow_count\[0\] 1 REG LCFF_X43_Y16_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y16_N19; Fanout = 4; REG Node = 'slow_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { slow_count[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns slow_count\[0\]~321 2 COMB LCCOMB_X43_Y16_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X43_Y16_N18; Fanout = 1; COMB Node = 'slow_count\[0\]~321'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { slow_count[0] slow_count[0]~321 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns slow_count\[0\] 3 REG LCFF_X43_Y16_N19 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X43_Y16_N19; Fanout = 4; REG Node = 'slow_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { slow_count[0]~321 slow_count[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { slow_count[0] slow_count[0]~321 slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { slow_count[0] slow_count[0]~321 slow_count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.680 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns slow_count\[0\] 3 REG LCFF_X43_Y16_N19 4 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X43_Y16_N19; Fanout = 4; REG Node = 'slow_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns slow_count\[0\] 3 REG LCFF_X43_Y16_N19 4 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X43_Y16_N19; Fanout = 4; REG Node = 'slow_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { slow_count[0] slow_count[0]~321 slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { slow_count[0] slow_count[0]~321 slow_count[0] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "modulo:minutes_0\|Count\[0\] KEY\[3\] CLOCK_50 11.378 ns register " "Info: tsu for register \"modulo:minutes_0\|Count\[0\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 11.378 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.094 ns + Longest pin register " "Info: + Longest pin to register delay is 14.094 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 21 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 21; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.734 ns) + CELL(0.413 ns) 8.009 ns modulo:hour_0\|Count\[3\]~820 2 COMB LCCOMB_X3_Y16_N4 2 " "Info: 2: + IC(6.734 ns) + CELL(0.413 ns) = 8.009 ns; Loc. = LCCOMB_X3_Y16_N4; Fanout = 2; COMB Node = 'modulo:hour_0\|Count\[3\]~820'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.147 ns" { KEY[3] modulo:hour_0|Count[3]~820 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.791 ns) + CELL(0.389 ns) 11.189 ns modulo:minutes_0\|Count\[3\]~1172 3 COMB LCCOMB_X43_Y16_N16 4 " "Info: 3: + IC(2.791 ns) + CELL(0.389 ns) = 11.189 ns; Loc. = LCCOMB_X43_Y16_N16; Fanout = 4; COMB Node = 'modulo:minutes_0\|Count\[3\]~1172'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.180 ns" { modulo:hour_0|Count[3]~820 modulo:minutes_0|Count[3]~1172 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.245 ns) + CELL(0.660 ns) 14.094 ns modulo:minutes_0\|Count\[0\] 4 REG LCFF_X4_Y16_N17 12 " "Info: 4: + IC(2.245 ns) + CELL(0.660 ns) = 14.094 ns; Loc. = LCFF_X4_Y16_N17; Fanout = 12; REG Node = 'modulo:minutes_0\|Count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.905 ns" { modulo:minutes_0|Count[3]~1172 modulo:minutes_0|Count[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.324 ns ( 16.49 % ) " "Info: Total cell delay = 2.324 ns ( 16.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.770 ns ( 83.51 % ) " "Info: Total interconnect delay = 11.770 ns ( 83.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "14.094 ns" { KEY[3] modulo:hour_0|Count[3]~820 modulo:minutes_0|Count[3]~1172 modulo:minutes_0|Count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "14.094 ns" { KEY[3] KEY[3]~combout modulo:hour_0|Count[3]~820 modulo:minutes_0|Count[3]~1172 modulo:minutes_0|Count[0] } { 0.000ns 0.000ns 6.734ns 2.791ns 2.245ns } { 0.000ns 0.862ns 0.413ns 0.389ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns modulo:minutes_0\|Count\[0\] 3 REG LCFF_X4_Y16_N17 12 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X4_Y16_N17; Fanout = 12; REG Node = 'modulo:minutes_0\|Count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl modulo:minutes_0|Count[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:minutes_0|Count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:minutes_0|Count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "14.094 ns" { KEY[3] modulo:hour_0|Count[3]~820 modulo:minutes_0|Count[3]~1172 modulo:minutes_0|Count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "14.094 ns" { KEY[3] KEY[3]~combout modulo:hour_0|Count[3]~820 modulo:minutes_0|Count[3]~1172 modulo:minutes_0|Count[0] } { 0.000ns 0.000ns 6.734ns 2.791ns 2.245ns } { 0.000ns 0.862ns 0.413ns 0.389ns 0.660ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:minutes_0|Count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:minutes_0|Count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX7\[3\] modulo:hour_1\|Count\[0\] 9.657 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX7\[3\]\" through register \"modulo:hour_1\|Count\[0\]\" is 9.657 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns modulo:hour_1\|Count\[0\] 3 REG LCFF_X43_Y16_N9 13 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X43_Y16_N9; Fanout = 13; REG Node = 'modulo:hour_1\|Count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl modulo:hour_1|Count[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:hour_1|Count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:hour_1|Count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.727 ns + Longest register pin " "Info: + Longest register to pin delay is 6.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns modulo:hour_1\|Count\[0\] 1 REG LCFF_X43_Y16_N9 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y16_N9; Fanout = 13; REG Node = 'modulo:hour_1\|Count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { modulo:hour_1|Count[0] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.475 ns) + CELL(0.150 ns) 2.625 ns bcd7seg:digit7\|Mux3~25 2 COMB LCCOMB_X2_Y16_N8 1 " "Info: 2: + IC(2.475 ns) + CELL(0.150 ns) = 2.625 ns; Loc. = LCCOMB_X2_Y16_N8; Fanout = 1; COMB Node = 'bcd7seg:digit7\|Mux3~25'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { modulo:hour_1|Count[0] bcd7seg:digit7|Mux3~25 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(2.622 ns) 6.727 ns HEX7\[3\] 3 PIN PIN_L6 0 " "Info: 3: + IC(1.480 ns) + CELL(2.622 ns) = 6.727 ns; Loc. = PIN_L6; Fanout = 0; PIN Node = 'HEX7\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.102 ns" { bcd7seg:digit7|Mux3~25 HEX7[3] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.772 ns ( 41.21 % ) " "Info: Total cell delay = 2.772 ns ( 41.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.955 ns ( 58.79 % ) " "Info: Total interconnect delay = 3.955 ns ( 58.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.727 ns" { modulo:hour_1|Count[0] bcd7seg:digit7|Mux3~25 HEX7[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.727 ns" { modulo:hour_1|Count[0] bcd7seg:digit7|Mux3~25 HEX7[3] } { 0.000ns 2.475ns 1.480ns } { 0.000ns 0.150ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:hour_1|Count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:hour_1|Count[0] } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.727 ns" { modulo:hour_1|Count[0] bcd7seg:digit7|Mux3~25 HEX7[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "6.727 ns" { modulo:hour_1|Count[0] bcd7seg:digit7|Mux3~25 HEX7[3] } { 0.000ns 2.475ns 1.480ns } { 0.000ns 0.150ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "modulo:hour_0\|Count\[3\] SW\[11\] CLOCK_50 0.534 ns register " "Info: th for register \"modulo:hour_0\|Count\[3\]\" (data pin = \"SW\[11\]\", clock pin = \"CLOCK_50\") is 0.534 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.678 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.678 ns modulo:hour_0\|Count\[3\] 3 REG LCFF_X3_Y16_N15 10 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X3_Y16_N15; Fanout = 10; REG Node = 'modulo:hour_0\|Count\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { CLOCK_50~clkctrl modulo:hour_0|Count[3] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.36 % ) " "Info: Total cell delay = 1.536 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.142 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.142 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:hour_0|Count[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:hour_0|Count[3] } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.410 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[11\] 1 PIN PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; PIN Node = 'SW\[11\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.889 ns) + CELL(0.438 ns) 2.326 ns modulo:hour_0\|Count~827 2 COMB LCCOMB_X3_Y16_N14 1 " "Info: 2: + IC(0.889 ns) + CELL(0.438 ns) = 2.326 ns; Loc. = LCCOMB_X3_Y16_N14; Fanout = 1; COMB Node = 'modulo:hour_0\|Count~827'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { SW[11] modulo:hour_0|Count~827 } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.410 ns modulo:hour_0\|Count\[3\] 3 REG LCFF_X3_Y16_N15 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.410 ns; Loc. = LCFF_X3_Y16_N15; Fanout = 10; REG Node = 'modulo:hour_0\|Count\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { modulo:hour_0|Count~827 modulo:hour_0|Count[3] } "NODE_NAME" } } { "part2.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise5/solutions/part2.VHDL/part2.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 63.11 % ) " "Info: Total cell delay = 1.521 ns ( 63.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.889 ns ( 36.89 % ) " "Info: Total interconnect delay = 0.889 ns ( 36.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.410 ns" { SW[11] modulo:hour_0|Count~827 modulo:hour_0|Count[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.410 ns" { SW[11] SW[11]~combout modulo:hour_0|Count~827 modulo:hour_0|Count[3] } { 0.000ns 0.000ns 0.889ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { CLOCK_50 CLOCK_50~clkctrl modulo:hour_0|Count[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.678 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl modulo:hour_0|Count[3] } { 0.000ns 0.000ns 0.118ns 1.024ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.410 ns" { SW[11] modulo:hour_0|Count~827 modulo:hour_0|Count[3] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.410 ns" { SW[11] SW[11]~combout modulo:hour_0|Count~827 modulo:hour_0|Count[3] } { 0.000ns 0.000ns 0.889ns 0.000ns } { 0.000ns 0.999ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 19:54:38 2007 " "Info: Processing ended: Wed May 02 19:54:38 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
