                         Lattice Mapping Report File
Design:  ZIRStore_Top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.1.200.1
Mapped on: Mon Sep  9 11:27:02 2024

Design Information
------------------

Command line:   map -i IRStore_impl_1_syn.udb -pdc F:/MyTemporary/Github/GLPP202
     4/IRStore/source/impl_1/ZPhysicalPinAssignment.pdc -o
     IRStore_impl_1_map.udb -mp IRStore_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 193 out of  5280 (4%)
   Number of I/O registers:     48 out of   117 (41%)
   Number of LUT4s:           477 out of  5280 (9%)
      Number of logic LUT4s:             296
      Number of inserted feedthru LUT4s:  28
      Number of replicated LUT4s:          1
      Number of ripple logic:             76 (152 LUT4s)
   Number of IO sites used:   18 out of 39 (46%)
      Number of IO sites used for general PIO: 16
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 16 out of 36 (44%)
      Number of IO sites used for OD+RGB IO buffers: 2 out of 3 (67%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 18 out of 39 (46%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             4 out of 30 (13%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  2
      Net clk_Global: 205 loads, 176 rising, 29 falling (Driver: Pin
     ic_PLL.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net clk_48MHz: 1 loads, 1 rising, 0 falling (Driver: Pin
     my_HSOSC.osc_inst/CLKHF)
   Number of Clock Enables:  12
      Net VCC: 1 loads, 0 SLICEs
      Net ic_Bottom.CNT_Rising_RNICMAE3[0]: 27 loads, 27 SLICEs
      Net ic_Bottom.un1_CNT_Rising_27_0: 1 loads, 1 SLICEs
      Net ic_Bottom.Dbg_UART_Tx_En_1_sqmuxa: 8 loads, 8 SLICEs
      Net ic_Bottom.bypass_1st_0_sqmuxa: 1 loads, 1 SLICEs
      Net ic_Bottom.EBR_Rd_En: 8 loads, 0 SLICEs
      Net ic_Bottom.EBR_Wr_En: 8 loads, 0 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net ic_Bottom.ic_OctalRAM.N_155_i: 16 loads, 16 SLICEs
      Net ic_Bottom.ic_OctalRAM.un1_iOp_Code_9_0: 6 loads, 6 SLICEs
      Net ic_Bottom.ic_OctalRAM.oPSRAM_CE_RNO_0: 1 loads, 1 SLICEs
      Net ic_Bottom.N_12: 6 loads, 6 SLICEs
      Net ic_Bottom.ic_OctalRAM.N_156_0: 2 loads, 2 SLICEs
   Number of LSRs:  2
      Net rst_n_i: 2 loads, 2 SLICEs
      Net rst_n_sync_i: 154 loads, 154 SLICEs
   Top 10 highest fanout non-clock nets:
      Net rst_n_sync_i: 154 loads
      Net ic_Bottom.ic_OctalRAM.CNT1[1]: 35 loads
      Net ic_Bottom.Op_Code[1]: 34 loads
      Net ic_Bottom.ic_OctalRAM.CNT1[2]: 33 loads
      Net ic_Bottom.ic_OctalRAM.CNT1[0]: 32 loads
      Net ic_Bottom.Op_Code[0]: 32 loads
      Net ic_Bottom.CNT_Rising[1]: 31 loads
      Net ic_Bottom.CNT_Rising_RNICMAE3[0]: 27 loads
      Net ic_Bottom.N_95: 27 loads
      Net VCC: 26 loads




   Number of warnings:  2
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING <71003020> - map: Top module port 'iIR_UART_RxD' does not connect to
     anything.
WARNING <71003020> - map: Top module port 'iIR_UART_RxD' does not connect to
     anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[0]     | BIDIR     | LVCMOS18  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[1]     | BIDIR     | LVCMOS18  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[2]     | BIDIR     | LVCMOS18  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[3]     | BIDIR     | LVCMOS18  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[4]     | BIDIR     | LVCMOS18  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[5]     | BIDIR     | LVCMOS18  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[6]     | BIDIR     | LVCMOS18  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ioPSRAM_DATA[7]     | BIDIR     | LVCMOS18  | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| ioPSRAM_DQS         | BIDIR     | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oIOMux              | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oIR_UART_TxD        | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oPSRAM_RST          | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oPSRAM_CE           | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oPSRAM_CLK          | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oDbgUART_TxD        | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oTestSignal         | OUTPUT    | LVCMOS18  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| oLED2               | OUTPUT    | LVCMOS18  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| oLED1               | OUTPUT    | LVCMOS18  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block clk_Global_keep_RNIEK1C was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            ic_PLL/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               NODE     clk_48MHz
  Output Clock(CoreA):                 PIN      oTestSignal_c
  Output Clock(GlobalA):               NODE     clk_Global
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     ic_PLL.lscc_pll_inst.intfbout_w
  Internal Feedback output:            NODE     ic_PLL.lscc_pll_inst.intfbout_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                         NODE     ic_PLL.lscc_pll_inst.rst_n
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             15
  VCO Divider:                                  4
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 4
  EXTERNAL_DIVIDE_FACTOR:                       NONE

                                    Page 3





PLL/DLL Summary (cont)
----------------------
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            my_HSOSC.osc_inst
  Power UP:                            NODE     VCC
  Enable Signal:                       NODE     VCC
  OSC Output:                          NODE     clk_48MHz
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: ic_PLL/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: ic_Bottom/ic_RAM_DP/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[
     0].DATA_ROUTE[3].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: ic_Bottom/ic_RAM_DP/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[
     0].DATA_ROUTE[2].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: ic_Bottom/ic_RAM_DP/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[
     0].DATA_ROUTE[1].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: ic_Bottom/ic_RAM_DP/lscc_ram_dp_inst/mem_main/NON_MIX.ADDR_ROUTE[
     0].DATA_ROUTE[0].no_init.u_mem0/ICE_MEM.u_mem0.ebr_inst
         Type: EBR
Instance Name: ic_Bottom/ic_OctalRAM/gen_i2[3].DDR_DataBusOut_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i2[6].DDR_DataBusOut_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i2[5].DDR_DataBusOut_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i2[4].DDR_DataBusOut_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i2[2].DDR_DataBusOut_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i2[7].DDR_DataBusOut_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i2[0].DDR_DataBusOut_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i2[1].DDR_DataBusOut_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i1[1].DDR_DataBusIn_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i1[6].DDR_DataBusIn_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i1[5].DDR_DataBusIn_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i1[4].DDR_DataBusIn_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i1[2].DDR_DataBusIn_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i1[7].DDR_DataBusIn_IOL_B
         Type: IOLOGIC

                                    Page 4





ASIC Components (cont)
----------------------
Instance Name: ic_Bottom/ic_OctalRAM/gen_i1[0].DDR_DataBusIn_IOL_B
         Type: IOLOGIC
Instance Name: ic_Bottom/ic_OctalRAM/gen_i1[3].DDR_DataBusIn_IOL_B
         Type: IOLOGIC
Instance Name: my_HSOSC.osc_inst
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 69
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 65 MB







































                                    Page 5


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
