{
    "Abbas Rahimi": {
        "citedby": {
            "2017-03-04": 457
        },
        "email": "@eecs.berkeley.edu",
        "hindex": 14,
        "hindex5y": 14,
        "i10index": 19,
        "i10index5y": 18,
        "interests": [
            "Brain-inspired Computing",
            "Low Power",
            "Embedded Systems",
            "Many-core Architecture"
        ],
        "npubs": 52
    },
    "Abdullah Muzahid": {
        "affiliation": "UT San Antonio",
        "citedby": {
            "2017-03-07": 220,
            "2017-03-09": 220
        },
        "email": "@cs.utsa.edu",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 6,
        "i10index5y": 6,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 17
    },
    "Abhinandan Majumdar": {
        "citedby": {
            "2017-03-04": 117
        },
        "email": "@cornell.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Adaptive Energy Efficient Systems",
            "Building Automation",
            "Computer Architecture"
        ],
        "npubs": 18
    },
    "Abhishek Bhattacharjee": {
        "affiliation": "Rutgers",
        "citedby": {
            "2017-03-07": 804,
            "2017-03-09": 805
        },
        "email": "@cs.rutgers.edu",
        "hindex": 13,
        "hindex5y": 13,
        "i10index": 14,
        "i10index5y": 14,
        "interests": [
            "Computer Systems",
            "Neuroprostheses"
        ],
        "npubs": 37
    },
    "Adwait Jog": {
        "citedby": {
            "2017-03-04": 623
        },
        "email": "@cs.wm.edu",
        "hindex": 8,
        "hindex5y": 8,
        "i10index": 7,
        "i10index5y": 7,
        "interests": [
            "Computer Architecture",
            "Memory Systems",
            "GPUs"
        ],
        "npubs": 24
    },
    "Ahmed Abulila": "",
    "Ajeya Naithani": "",
    "Alex Ramirez": {
        "affiliation": "NVIDIA",
        "citedby": {
            "2017-03-07": 3545,
            "2017-03-09": 3547
        },
        "email": "@nvidia.com",
        "hindex": 34,
        "hindex5y": 24,
        "i10index": 72,
        "i10index5y": 45,
        "interests": [
            "Computer Architecture",
            "Supercomputing"
        ],
        "npubs": 629
    },
    "Alireza Shafaei": {
        "citedby": {
            "2017-03-04": 110
        },
        "email": "@usc.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Low Power Design",
            "Energy Efficient Cache Memories",
            "Quantum Computing"
        ],
        "npubs": 31
    },
    "Andreas Moshovos": {
        "affiliation": "Toronto",
        "citedby": {
            "2017-03-07": 4042,
            "2017-03-09": 4042
        },
        "email": "@eecg.toronto.edu",
        "hindex": 30,
        "hindex5y": 20,
        "i10index": 49,
        "i10index5y": 34,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 114
    },
    "Andreas Prodromou": {
        "citedby": {
            "2017-03-03": 61
        },
        "email": "@eng.ucsd.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Heterogeneous Architectures",
            "Artificial Intelligence"
        ],
        "npubs": 4
    },
    "Andreas Sembrant": {
        "citedby": {
            "2017-03-03": 146
        },
        "email": "@it.uu.se",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 6,
        "i10index5y": 6,
        "interests": [
            "Computer Architecture",
            "Computer Science"
        ],
        "npubs": 28
    },
    "Aniruddh Ramrakhyani": {
        "citedby": {
            "2017-03-03": 0
        },
        "email": "@gatech.edu",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "NoC"
        ],
        "npubs": 2
    },
    "Antonia Zhai": "",
    "Antonio Gonzalez": {
        "affiliation": "UPC",
        "citedby": {
            "2017-03-07": 9517,
            "2017-03-09": 9517
        },
        "email": "@ac.upc.edu",
        "hindex": 49,
        "hindex5y": 25,
        "i10index": 195,
        "i10index5y": 88,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 779
    },
    "Arpit Joshi": {
        "citedby": {
            "2017-03-03": 20
        },
        "email": "@ed.ac.uk",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Network-on-Chip",
            "Memory Systems"
        ],
        "npubs": 9
    },
    "Arrvindh Shriraman": {
        "citedby": {
            "2017-03-04": 962
        },
        "email": "@cs.sfu.ca",
        "hindex": 15,
        "hindex5y": 14,
        "i10index": 21,
        "i10index5y": 17,
        "interests": [
            "Computer Architecture",
            "Multiprocessors",
            "Synchronization",
            "Caches",
            "Hardware Accelerators"
        ],
        "npubs": 48
    },
    "Arun Subramaniyan": {
        "affiliation": "umich",
        "citedby": {
            "2017-05-25": 5
        },
        "email": "@umich.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 8
    },
    "Ashutosh Pattnaik": {
        "citedby": {
            "2017-03-04": 37
        },
        "email": "@cse.psu.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "GPUs",
            "Heterogeneous Architectures"
        ],
        "npubs": 8
    },
    "Babak Falsafi": {
        "affiliation": "EPFL",
        "citedby": {
            "2017-03-07": 10573,
            "2017-03-09": 10576
        },
        "email": "@epfl.ch",
        "hindex": 51,
        "hindex5y": 38,
        "i10index": 108,
        "i10index5y": 80,
        "interests": [
            "Computer Architecture",
            "Cloud Computing",
            "Dark Silicon"
        ],
        "npubs": 260
    },
    "Benjamin C. Lee": {
        "affiliation": "Duke University",
        "citedby": {
            "2017-03-04": 3817
        },
        "email": "@duke.edu",
        "hindex": 22,
        "hindex5y": 21,
        "i10index": 32,
        "i10index5y": 24,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 65
    },
    "Benjamin Wu": "",
    "Binyu Zang": "",
    "Boris Grot": {
        "citedby": {
            "2017-03-04": 1330
        },
        "email": "@ed.ac.uk",
        "hindex": 16,
        "hindex5y": 15,
        "i10index": 19,
        "i10index5y": 19,
        "interests": [
            "Computer architecture",
            "memory systems",
            "interconnection networks"
        ],
        "npubs": 47
    },
    "Caio Lunardi": "",
    "Calvin Lin": {
        "affiliation": "UT Austin",
        "citedby": {
            "2017-03-07": 4247,
            "2017-03-09": 4248
        },
        "email": "@cs.utexas.edu",
        "hindex": 35,
        "hindex5y": 20,
        "i10index": 61,
        "i10index5y": 35,
        "interests": [
            "Compilers",
            "Computer Architecture",
            "Parallel Computing"
        ],
        "npubs": 121
    },
    "Carl Waldspurger": {
        "affiliation": "CloudPhysics",
        "citedby": {
            "2017-03-09": 8901
        },
        "email": "@waldspurger.org",
        "hindex": 43,
        "hindex5y": 30,
        "i10index": 70,
        "i10index5y": 55,
        "interests": [
            "Resource Management",
            "Virtualization",
            "Operating Systems",
            "Computer Architecture",
            "Security"
        ],
        "npubs": 159
    },
    "Carmen Martínez": {
        "citedby": {
            "2017-03-04": 430
        },
        "email": "@unican.es",
        "hindex": 12,
        "hindex5y": 8,
        "i10index": 13,
        "i10index5y": 8,
        "interests": [
            "teoría de grafos",
            "códigos",
            "redes de interconexión"
        ],
        "npubs": 43
    },
    "Carole-Jean Wu": {
        "affiliation": "ASU",
        "citedby": {
            "2017-03-07": 418,
            "2017-03-09": 418
        },
        "email": "@asu.edu",
        "hindex": 10,
        "hindex5y": 10,
        "i10index": 10,
        "i10index5y": 10,
        "interests": [
            "Computer Architecture",
            "Cache Design",
            "Energy and Power Management",
            "Shared Resource Management"
        ],
        "npubs": 43
    },
    "Cheng-Chieh Huang": "",
    "Chenhao Xie": {
        "citedby": {
            "2017-03-04": 20
        },
        "email": "@fudan.edu.cn",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Knowledge Graph",
            "Network Analysis",
            "Data Mining",
            "Artificial Intelligence"
        ],
        "npubs": 14
    },
    "Cristóbal Camarero": {
        "citedby": {
            "2017-03-03": 140
        },
        "email": "@unican.es",
        "hindex": 7,
        "hindex5y": 6,
        "i10index": 4,
        "i10index5y": 3,
        "interests": [],
        "npubs": 32
    },
    "Daehoon Kim": {
        "citedby": {
            "2017-03-03": 76
        },
        "email": "@illinois.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Computer Architecture",
            "Operating System",
            "Virtualization"
        ],
        "npubs": 7
    },
    "Daejin Jung": {
        "citedby": {
            "2017-03-04": 132
        },
        "email": "@daejin.ac.kr",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Power electronics"
        ],
        "npubs": 6
    },
    "Daichi Fujiki": "",
    "Daniel A. Jimenez": {
        "affiliation": "Texas A&M University",
        "citedby": {
            "2017-03-07": 1975,
            "2017-03-09": 1975
        },
        "email": "@acm.org",
        "hindex": 21,
        "hindex5y": 17,
        "i10index": 38,
        "i10index5y": 24,
        "interests": [
            "computer architecture",
            "compilers",
            "machine learning"
        ],
        "npubs": 88
    },
    "Daniel Oliveira": {
        "affiliation": "Federal University of Rio Grande do Sul",
        "citedby": {
            "2017-11-07": 113
        },
        "email": "@inf.ufrgs.br",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 5,
        "i10index5y": 5,
        "interests": [
            "High-Performance Computing",
            "Fault Tolerance"
        ],
        "npubs": 21
    },
    "Daniel Sanchez": {
        "citedby": {
            "2017-03-04": 1141
        },
        "email": "@csail.mit.edu",
        "hindex": 14,
        "hindex5y": 14,
        "i10index": 15,
        "i10index5y": 15,
        "interests": [
            "Computer Architecture",
            "Computer Systems"
        ],
        "npubs": 39
    },
    "David Blaauw": {
        "citedby": {
            "2017-03-04": 22922
        },
        "email": "@umich.edu",
        "hindex": 75,
        "hindex5y": 50,
        "i10index": 301,
        "i10index5y": 200,
        "interests": [
            "Integrated Circuit Design",
            "Low Power Sensors"
        ],
        "npubs": 721
    },
    "David Black-Schaffer": {
        "citedby": {
            "2017-03-03": 1651
        },
        "email": "@it.uu.se",
        "hindex": 14,
        "hindex5y": 13,
        "i10index": 21,
        "i10index5y": 19,
        "interests": [
            "Computer Architecture",
            "Runtime Systems",
            "Resource Sharing",
            "Energy Efficiency"
        ],
        "npubs": 71
    },
    "David R. Kaeli": {
        "affiliation": "Northeastern",
        "citedby": {
            "2017-03-07": 8705,
            "2017-03-09": 8708
        },
        "email": "@ece.neu.edu",
        "hindex": 33,
        "hindex5y": 24,
        "i10index": 103,
        "i10index5y": 55,
        "interests": [
            "Computer Architecture",
            "Performance",
            "Modeling",
            "Simulation",
            "Compilers"
        ],
        "npubs": 500
    },
    "David Wentzlaff": {
        "affiliation": "Princeton",
        "citedby": {
            "2017-03-03": 4360
        },
        "email": "@princeton.edu",
        "hindex": 20,
        "hindex5y": 18,
        "i10index": 31,
        "i10index5y": 25,
        "interests": [
            "Computer Architecture",
            "Operating Systems"
        ],
        "npubs": 84
    },
    "Dean Tullsen": {
        "citedby": {
            "2017-03-03": 14063
        },
        "email": "@eng.ucsd.edu",
        "hindex": 48,
        "hindex5y": 31,
        "i10index": 90,
        "i10index5y": 67,
        "interests": [
            "Computer Architecture",
            "Compilers"
        ],
        "npubs": 180
    },
    "Deqian Kong": {
        "citedby": {
            "2018-01-04": 0
        },
        "email": "@bjtu.edu.cn",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Data Mining",
            "Machine Learning"
        ],
        "npubs": 1
    },
    "Derek R. Hower": {
        "citedby": {
            "2018-01-04": 2685
        },
        "email": "@cs.wisc.edu",
        "hindex": 10,
        "hindex5y": 9,
        "i10index": 11,
        "i10index5y": 8,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 39
    },
    "Donghyuk Lee": {
        "citedby": {
            "2017-03-03": 1145
        },
        "email": "@nvidia.com",
        "hindex": 16,
        "hindex5y": 15,
        "i10index": 17,
        "i10index5y": 16,
        "interests": [
            "Computer Architecture",
            "Memory",
            "DRAM",
            "Bioimformatics"
        ],
        "npubs": 43
    },
    "Edward Suh": {
        "citedby": {
            "2017-03-03": 6389
        },
        "email": "@csl.cornell.edu",
        "hindex": 27,
        "hindex5y": 25,
        "i10index": 44,
        "i10index5y": 34,
        "interests": [
            "Computer Architecture",
            "Security"
        ],
        "npubs": 105
    },
    "Engin Ipek": {
        "affiliation": "Rochester",
        "citedby": {
            "2017-03-07": 3454,
            "2017-03-09": 3455
        },
        "email": "@cs.rochester.edu",
        "hindex": 18,
        "hindex5y": 18,
        "i10index": 20,
        "i10index5y": 20,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 72
    },
    "Eojin Lee": {
        "citedby": {
            "2018-04-04": 0
        },
        "email": "@snu.ac.kr",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Memory system"
        ],
        "npubs": 4
    },
    "Erik Hagersten": {
        "citedby": {
            "2018-01-04": 4714
        },
        "email": "@it.uu.se",
        "hindex": 39,
        "hindex5y": 18,
        "i10index": 102,
        "i10index5y": 38,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 237
    },
    "Fernando Fernandes": "",
    "Fred Chong": {
        "citedby": {
            "2017-03-03": 3508
        },
        "email": "@cs.uchicago.edu",
        "hindex": 31,
        "hindex5y": 23,
        "i10index": 59,
        "i10index5y": 37,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 210
    },
    "Gabriel H. Loh": {
        "affiliation": "AMD",
        "citedby": {
            "2017-03-03": 5380
        },
        "email": "@amd.com",
        "hindex": 33,
        "hindex5y": 29,
        "i10index": 75,
        "i10index5y": 55,
        "interests": [
            "Computer architecture"
        ],
        "npubs": 221
    },
    "Gennady Pekhimenko": {
        "citedby": {
            "2017-03-03": 505,
            "2017-05-10": 548,
            "2017-06-05": 599
        },
        "email": "@cs.toronto.edu",
        "hindex": 12,
        "hindex5y": 12,
        "i10index": 14,
        "i10index5y": 14,
        "interests": [
            "Computer Architecture",
            "Compilers",
            "Systems",
            "Bioinformatics"
        ],
        "npubs": 37
    },
    "Glenn Reinman": {
        "citedby": {
            "2017-03-03": 3065
        },
        "email": "@cs.ucla.edu",
        "hindex": 31,
        "hindex5y": 21,
        "i10index": 71,
        "i10index5y": 51,
        "interests": [],
        "npubs": 123
    },
    "Guihai Yan": {
        "citedby": {
            "2017-03-04": 181
        },
        "email": "@ict.ac.cn",
        "hindex": 8,
        "hindex5y": 7,
        "i10index": 7,
        "i10index5y": 6,
        "interests": [
            "Efficient & Resilient Computer Architecture"
        ],
        "npubs": 33
    },
    "Hadi Esmaeilzadeh": {
        "affiliation": "Georgia Tech",
        "citedby": {
            "2017-03-07": 2765,
            "2017-03-09": 2765
        },
        "email": "@eng.ucsd.edu",
        "hindex": 17,
        "hindex5y": 16,
        "i10index": 25,
        "i10index5y": 20,
        "interests": [
            "Computer Architecture",
            "Programming Languages",
            "Machine Learning",
            "Mixed-Signal VLSI Design",
            "Approximate Computing"
        ],
        "npubs": 95
    },
    "Hai Li": "",
    "Haibing Guan": "",
    "Haibo Chen": {
        "citedby": {
            "2017-03-04": 2395
        },
        "email": "@sjtu.edu.cn",
        "hindex": 25,
        "hindex5y": 23,
        "i10index": 48,
        "i10index5y": 48,
        "interests": [
            "Operating Systems",
            "Virtualization",
            "System Security"
        ],
        "npubs": 114
    },
    "Hamid Sarbazi-Azad": {
        "citedby": {
            "2017-03-03": 2245
        },
        "email": "@sharif.edu",
        "hindex": 23,
        "hindex5y": 14,
        "i10index": 71,
        "i10index5y": 27,
        "interests": [
            "Advanced computer architectures",
            "Memory and storage systems",
            "Social networks"
        ],
        "npubs": 347
    },
    "Handong Ye": "",
    "Hari Cherupalli": {
        "affiliation": "University of Minnesota",
        "citedby": {
            "2017-10-02": 13,
            "2017-10-13": 13
        },
        "email": "@umn.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Hardware Security",
            "Ultra-Low-Power Processors",
            "IoT"
        ],
        "npubs": 8
    },
    "Harold W. Cain": {
        "citedby": {
            "2017-03-04": 1227
        },
        "email": "@qti.qualcomm.com",
        "hindex": 16,
        "hindex5y": 11,
        "i10index": 19,
        "i10index5y": 13,
        "interests": [
            "Computer Architecture",
            "Hardware/software co-design",
            "cache coherence and multiprocessor cache hierarchies",
            "transactional memory"
        ],
        "npubs": 35
    },
    "Hasan Hassan": {
        "citedby": {
            "2017-03-04": 33
        },
        "email": "@inf.ethz.ch",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Memory Systems"
        ],
        "npubs": 10
    },
    "Henri Casanova": {
        "citedby": {
            "2017-03-03": 10281
        },
        "email": "@hawaii.edu",
        "hindex": 49,
        "hindex5y": 29,
        "i10index": 122,
        "i10index5y": 67,
        "interests": [],
        "npubs": 283
    },
    "Henry Duwe": {
        "citedby": {
            "2017-03-03": 70
        },
        "email": "",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 3,
        "i10index5y": 2,
        "interests": [],
        "npubs": 19
    },
    "Hideharu Amano": {
        "citedby": {
            "2017-03-03": 4267
        },
        "email": "@am.ics.keio.ac.jp",
        "hindex": 31,
        "hindex5y": 21,
        "i10index": 119,
        "i10index5y": 44,
        "interests": [
            "Computer Architecture",
            "Reconfigurable System",
            "Interconnection Network"
        ],
        "npubs": 758
    },
    "Hiroki Matsutani": {
        "citedby": {
            "2017-03-03": 1159
        },
        "email": "@arc.ics.keio.ac.jp",
        "hindex": 18,
        "hindex5y": 18,
        "i10index": 29,
        "i10index5y": 22,
        "interests": [
            "Computer Architecture",
            "Interconnection Network"
        ],
        "npubs": 364
    },
    "Huaipan Jiang": "",
    "Huixiang Chen": "",
    "Huiyang Zhou": {
        "affiliation": "NCSU",
        "citedby": {
            "2017-03-07": 1747,
            "2017-03-09": 1747
        },
        "email": "@ncsu.edu",
        "hindex": 23,
        "hindex5y": 18,
        "i10index": 37,
        "i10index5y": 29,
        "interests": [
            "computer engineering",
            "computer architecture",
            "compilers"
        ],
        "npubs": 153
    },
    "Hung-Wei Tseng": {
        "citedby": {
            "2017-03-03": 418
        },
        "email": "@ncsu.edu",
        "hindex": 10,
        "hindex5y": 8,
        "i10index": 10,
        "i10index5y": 7,
        "interests": [
            "Computer architecture",
            "computer networks",
            "storage systems",
            "high performance computing"
        ],
        "npubs": 23
    },
    "Hyeonggyu Kim": {
        "citedby": {
            "2017-03-03": 3
        },
        "email": "@kaist.ac.kr",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [],
        "npubs": 6
    },
    "Hyeran Jeon": {
        "citedby": {
            "2017-03-04": 146
        },
        "email": "@sjsu.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 5,
        "i10index5y": 5,
        "interests": [
            "Energy efficient and Reliable Computing"
        ],
        "npubs": 22
    },
    "Hyesoon Kim": {
        "affiliation": "Georgia Tech",
        "citedby": {
            "2017-03-03": 13897
        },
        "email": "@cc.gatech.edu",
        "hindex": 33,
        "hindex5y": 28,
        "i10index": 329,
        "i10index5y": 192,
        "interests": [
            "Computer Architecture",
            "Compiler"
        ],
        "npubs": 1640
    },
    "Hyojong Kim": {
        "citedby": {
            "2017-05-08": 24,
            "2017-05-29": 24
        },
        "email": "@gatech.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 4
    },
    "Hyunyoon Cho": {
        "citedby": {
            "2017-03-03": 253
        },
        "email": "@snu.ac.kr",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "memory architecture",
            "analog circuit design"
        ],
        "npubs": 3
    },
    "Ikki Fujiwara": {
        "citedby": {
            "2017-03-03": 215
        },
        "email": "@nict.go.jp",
        "hindex": 8,
        "hindex5y": 8,
        "i10index": 5,
        "i10index5y": 4,
        "interests": [
            "High performance computing",
            "Interconnection network",
            "Optimization"
        ],
        "npubs": 41
    },
    "Indrani Paul": {
        "citedby": {
            "2017-03-04": 154
        },
        "email": "@amd.com",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 6,
        "i10index5y": 6,
        "interests": [
            "Computer Architecture",
            "Low Power",
            "Power & Thermal Management",
            "Workload Characterization"
        ],
        "npubs": 49
    },
    "Jae W. Lee": {
        "citedby": {
            "2017-03-04": 3359
        },
        "email": "@snu.ac.kr",
        "hindex": 15,
        "hindex5y": 15,
        "i10index": 17,
        "i10index5y": 16,
        "interests": [
            "Computer Architecture",
            "Parallel Programming",
            "Compilers",
            "VLSI Design",
            "Security"
        ],
        "npubs": 38
    },
    "Jaehyuk Huh": {
        "affiliation": "KAIST",
        "citedby": {
            "2017-03-07": 1969,
            "2017-03-09": 1969
        },
        "email": "@kaist.ac.kr",
        "hindex": 16,
        "hindex5y": 15,
        "i10index": 18,
        "i10index5y": 18,
        "interests": [
            "Computer Architecture",
            "Virtualization",
            "Security",
            "Cloud Computing"
        ],
        "npubs": 53
    },
    "Jaewoong Sim": {
        "citedby": {
            "2017-03-03": 317
        },
        "email": "@intel.com",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 7,
        "i10index5y": 7,
        "interests": [
            "Computer Architecture",
            "Machine Learning"
        ],
        "npubs": 21
    },
    "Jan M. Rabaey": {
        "citedby": {
            "2018-01-04": 42158
        },
        "email": "@eecs.berkeley.edu",
        "hindex": 83,
        "hindex5y": 45,
        "i10index": 276,
        "i10index5y": 135,
        "interests": [
            "Wireless systems",
            "low-power design",
            "distributed systems"
        ],
        "npubs": 682
    },
    "Jason Cong": {
        "citedby": {
            "2017-03-03": 19521
        },
        "email": "@cs.ucla.edu",
        "hindex": 73,
        "hindex5y": 39,
        "i10index": 321,
        "i10index5y": 178,
        "interests": [
            "customized computing for big data applications",
            "energy-efficient computing",
            "electronic design automation"
        ],
        "npubs": 652
    },
    "Javier Navaridas": {
        "citedby": {
            "2017-03-03": 433
        },
        "email": "",
        "hindex": 12,
        "hindex5y": 10,
        "i10index": 16,
        "i10index5y": 10,
        "interests": [],
        "npubs": 44
    },
    "Jayesh Gaur": "",
    "Jee Ho Ryoo": {
        "citedby": {
            "2017-03-03": 88
        },
        "email": "@oracle.com",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [],
        "npubs": 14
    },
    "Jeff Setter": {
        "citedby": {
            "2018-01-04": 3
        },
        "email": "@stanford.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [],
        "npubs": 2
    },
    "Jiajun Li": {
        "citedby": {
            "2017-03-04": 0
        },
        "email": "",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [],
        "npubs": 1
    },
    "Jiang Xu": {
        "citedby": {
            "2017-11-01": 1781
        },
        "email": "@ust.hk",
        "hindex": 22,
        "hindex5y": 21,
        "i10index": 45,
        "i10index5y": 38,
        "interests": [
            "Bigdata System",
            "Heterogeneous Computing",
            "Optical Network",
            "Power Delivery & Management",
            "MPSoC"
        ],
        "npubs": 129
    },
    "Jing Wang": "",
    "John Sartori": {
        "citedby": {
            "2017-03-03": 870
        },
        "email": "@umn.edu",
        "hindex": 15,
        "hindex5y": 15,
        "i10index": 19,
        "i10index5y": 17,
        "interests": [
            "Computer Architecture",
            "Computer-Aided Design",
            "Stochastic Computing",
            "Low-Power Design and Architecture",
            "Application-aware Design"
        ],
        "npubs": 48
    },
    "Josep Torrellas": {
        "affiliation": "UIUC",
        "citedby": {
            "2017-03-07": 10714,
            "2017-03-09": 10714
        },
        "email": "@illinois.edu",
        "hindex": 55,
        "hindex5y": 34,
        "i10index": 151,
        "i10index5y": 93,
        "interests": [
            "Computer architecture",
            "parallel computing",
            "shared-memory architectures"
        ],
        "npubs": 332
    },
    "Joseph L. Greathouse": {
        "citedby": {
            "2017-03-04": 334
        },
        "email": "@amd.com",
        "hindex": 11,
        "hindex5y": 10,
        "i10index": 13,
        "i10index5y": 12,
        "interests": [
            "Computer Architecture",
            "Operating Systems",
            "GPGPU",
            "Low-Power Research"
        ],
        "npubs": 35
    },
    "José F. Martínez": {
        "citedby": {
            "2017-03-04": 3065
        },
        "email": "@cornell.edu",
        "hindex": 23,
        "hindex5y": 21,
        "i10index": 27,
        "i10index5y": 23,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 35
    },
    "José María Cela": "",
    "Jun Wang1": {
        "citedby": {
            "2018-02-22": 204
        },
        "email": "@huawei.com",
        "hindex": 7,
        "hindex5y": 6,
        "i10index": 5,
        "i10index5y": 4,
        "interests": [
            "Mobile Computing",
            "Computer Architecture",
            "Parallel and Distributed Simulation/Computing",
            "Compiler"
        ],
        "npubs": 24
    },
    "Jun3 Yang": {
        "citedby": {
            "2017-03-04": 3982,
            "2017-05-25": 4199
        },
        "email": "@pitt.edu",
        "hindex": 34,
        "hindex5y": 24,
        "i10index": 65,
        "i10index5y": 51,
        "interests": [
            "Computer Architecture",
            "Compiler Technology",
            "Electronic Design Automation"
        ],
        "npubs": 113
    },
    "Jung Ho Ahn": {
        "citedby": {
            "2017-03-04": 5392
        },
        "email": "@snu.ac.kr",
        "hindex": 27,
        "hindex5y": 23,
        "i10index": 35,
        "i10index5y": 32,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 90
    },
    "Karthik Rao": {
        "citedby": {
            "2017-03-04": 30
        },
        "email": "@gatech.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Control Theory",
            "Computer Architecture"
        ],
        "npubs": 7
    },
    "Karthikeyan Sankaralingam": {
        "affiliation": "Wisconsin",
        "citedby": {
            "2017-03-07": 4531,
            "2017-03-09": 4533
        },
        "email": "@cs.wisc.edu",
        "hindex": 29,
        "hindex5y": 24,
        "i10index": 48,
        "i10index5y": 39,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 144
    },
    "Kei Hiraki": "",
    "Kevin R. Chang": {
        "citedby": {
            "2017-03-04": 428
        },
        "email": "@cmu.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 7,
        "i10index5y": 7,
        "interests": [
            "Computer architecture"
        ],
        "npubs": 19
    },
    "Kiyo Ishii": {
        "citedby": {
            "2017-03-03": 3576
        },
        "email": "@md.tsukuba.ac.jp",
        "hindex": 27,
        "hindex5y": 15,
        "i10index": 64,
        "i10index5y": 25,
        "interests": [],
        "npubs": 281
    },
    "Laércio Pilla": {
        "citedby": {
            "2017-03-04": 298
        },
        "email": "@ufsc.br",
        "hindex": 10,
        "hindex5y": 10,
        "i10index": 10,
        "i10index5y": 10,
        "interests": [
            "Computer Science",
            "High Performance Computing",
            "Computer Architecture",
            "Scheduling",
            "Parallel Programming"
        ],
        "npubs": 61
    },
    "Lei Jiang": {
        "citedby": {
            "2017-03-04": 384
        },
        "email": "@iu.edu",
        "hindex": 11,
        "hindex5y": 11,
        "i10index": 12,
        "i10index5y": 11,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 25
    },
    "Leonardo Piga": {
        "citedby": {
            "2017-03-04": 37
        },
        "email": "@ic.unicamp.br",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [],
        "npubs": 18
    },
    "Lieven Eeckhout": {
        "citedby": {
            "2017-03-03": 5987
        },
        "email": "@ugent.be",
        "hindex": 41,
        "hindex5y": 31,
        "i10index": 108,
        "i10index5y": 84,
        "interests": [
            "Computer Architecture",
            "Hardware/Software Interface"
        ],
        "npubs": 344
    },
    "Lifeng Nai": {
        "citedby": {
            "2017-03-03": 65
        },
        "email": "@gatech.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture",
            "Graph Computing",
            "Computer System",
            "High Performance Computing"
        ],
        "npubs": 16
    },
    "Linghao Song": {
        "citedby": {
            "2017-03-04": 18
        },
        "email": "@pitt.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Neuromorphic Computing"
        ],
        "npubs": 5
    },
    "Lixin Zhang": {
        "affiliation": "Institute of Computing Technology, CAS",
        "citedby": {
            "2017-03-07": 2740,
            "2017-03-09": 2936
        },
        "email": "@nankai.edu.cn",
        "hindex": 30,
        "hindex5y": 22,
        "i10index": 59,
        "i10index5y": 41,
        "interests": [
            "ab initio calculations"
        ],
        "npubs": 184
    },
    "Lizy K. John": {
        "citedby": {
            "2017-03-03": 6269
        },
        "email": "@ece.utexas.edu",
        "hindex": 42,
        "hindex5y": 27,
        "i10index": 122,
        "i10index5y": 64,
        "interests": [
            "Computer Architecture",
            "performance Evaluation",
            "Workload Characterization"
        ],
        "npubs": 400
    },
    "Lokesh Jindal": "",
    "Luigi Carro": {
        "citedby": {
            "2017-03-04": 5080
        },
        "email": "@inf.ufrgs.br",
        "hindex": 34,
        "hindex5y": 23,
        "i10index": 126,
        "i10index5y": 65,
        "interests": [],
        "npubs": 626
    },
    "Lunkai Zhang": {
        "affiliation": "University of Chicago",
        "citedby": {
            "2017-10-02": 30,
            "2017-10-13": 31
        },
        "email": "@uchicago.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "non-volatile memory",
            "memory hierarchy",
            "processor cache",
            "cache coherence",
            "nano photonics"
        ],
        "npubs": 10
    },
    "Mahmut T. Kandemir": {
        "affiliation": "The Pennsylvania State University",
        "citedby": {
            "2017-05-10": 17089,
            "2017-06-05": 17231
        },
        "email": "@cse.psu.edu",
        "hindex": 60,
        "hindex5y": 39,
        "i10index": 346,
        "i10index5y": 176,
        "interests": [
            "Compilers",
            "High Performance Computing",
            "Storage",
            "Architecture"
        ],
        "npubs": 788
    },
    "Mainak Chaudhuri": "",
    "Marcelo Cintra": {
        "citedby": {
            "2017-03-03": 1144
        },
        "email": "@staffmail.ed.ac.uk",
        "hindex": 17,
        "hindex5y": 15,
        "i10index": 21,
        "i10index5y": 19,
        "interests": [
            "Computer Architecture",
            "Parallel Computing",
            "Compilers"
        ],
        "npubs": 66
    },
    "Masoud Badiei": {
        "citedby": {
            "2017-03-03": 52
        },
        "email": "@g.harvard.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Applied Mathematics"
        ],
        "npubs": 14
    },
    "Massoud Pedram": {
        "citedby": {
            "2017-03-04": 21250
        },
        "email": "@usc.edu",
        "hindex": 74,
        "hindex5y": 43,
        "i10index": 344,
        "i10index5y": 191,
        "interests": [
            "Energy Efficient Electronics",
            "Power-aware computing",
            "Energy Harvesting and Storage Systems",
            "Computer Aided Design of VLSI Circui"
        ],
        "npubs": 835
    },
    "Mauricio Hanzich": {
        "citedby": {
            "2017-03-04": 285
        },
        "email": "@bsc.es",
        "hindex": 8,
        "hindex5y": 6,
        "i10index": 7,
        "i10index5y": 5,
        "interests": [
            "High Performance Computing"
        ],
        "npubs": 78
    },
    "Mehdi Modarressi": {
        "citedby": {
            "2017-03-03": 369
        },
        "email": "@ece.ut.ac.ir",
        "hindex": 9,
        "hindex5y": 7,
        "i10index": 9,
        "i10index5y": 5,
        "interests": [
            "High Performance Computing",
            "Network-on-Chip",
            "Bio-inspired Computing",
            "Neuromorphic Computing"
        ],
        "npubs": 56
    },
    "Michael Ferdman": {
        "affiliation": "Stony Brook University",
        "citedby": {
            "2017-03-07": 2031,
            "2017-03-09": 2031
        },
        "email": "@cs.stonybrook.edu",
        "hindex": 15,
        "hindex5y": 14,
        "i10index": 23,
        "i10index5y": 19,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 38
    },
    "Michihiro Koibuchi": {
        "citedby": {
            "2017-03-03": 1847
        },
        "email": "@nii.ac.jp",
        "hindex": 22,
        "hindex5y": 19,
        "i10index": 51,
        "i10index5y": 29,
        "interests": [
            "interconnection networks",
            "computer architecture",
            "high-performance computing",
            "Internet architecture",
            "low-power computing"
        ],
        "npubs": 421
    },
    "Mieszko Lis": {
        "citedby": {
            "2017-03-04": 660
        },
        "email": "@ece.ubc.ca",
        "hindex": 14,
        "hindex5y": 13,
        "i10index": 22,
        "i10index5y": 17,
        "interests": [
            "Computer architecture",
            "parallel programming methodologies",
            "hardware design languages"
        ],
        "npubs": 43
    },
    "Mikel Luján": {
        "citedby": {
            "2017-03-03": 1711
        },
        "email": "@manchester.ac.uk",
        "hindex": 19,
        "hindex5y": 16,
        "i10index": 38,
        "i10index5y": 20,
        "interests": [
            "Many-core Architectures",
            "Parallel Programming",
            "Virtualization",
            "Managed Runtime Environments"
        ],
        "npubs": 117
    },
    "Mingcong Song": "",
    "Mingzhe Zhang": {
        "citedby": {
            "2017-03-03": 22
        },
        "email": "@ict.ac.cn",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Network-on-chip",
            "Nano Photonic",
            "Manycore"
        ],
        "npubs": 9
    },
    "Miquel Moreto": {
        "affiliation": "BSC and UPC",
        "citedby": {
            "2017-03-07": 802,
            "2017-03-09": 802
        },
        "email": "@ac.upc.edu",
        "hindex": 15,
        "hindex5y": 13,
        "i10index": 24,
        "i10index5y": 20,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 75
    },
    "Miquel Pericas": {
        "affiliation": "Chalmers University of Technology",
        "citedby": {
            "2017-03-07": 406,
            "2017-03-09": 406
        },
        "email": "@chalmers.se",
        "hindex": 10,
        "hindex5y": 9,
        "i10index": 11,
        "i10index5y": 9,
        "interests": [
            "Computer Architecture",
            "Parallel Runtimes",
            "Supercomputing"
        ],
        "npubs": 61
    },
    "Misiker Tadesse Aga": {
        "citedby": {
            "2018-01-04": 2
        },
        "email": "@umich.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [],
        "npubs": 4
    },
    "Mitesh R. Meswani": "",
    "Mohamed Ibrahim": "",
    "Mohamed Zahran": "",
    "Mohammad Abdel-Majeed": {
        "citedby": {
            "2017-03-04": 94
        },
        "email": "@ju.edu.jo",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "HPC",
            "Computer Architecture",
            "Energy Efficiency",
            "Reliability"
        ],
        "npubs": 10
    },
    "Mohammad Alian": {
        "citedby": {
            "2017-03-03": 0
        },
        "email": "@illinois.edu",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Computer Systems"
        ],
        "npubs": 2
    },
    "Mohit Tiwari": {
        "affiliation": "UT Austin",
        "citedby": {
            "2017-03-07": 760,
            "2017-03-09": 760
        },
        "email": "@austin.utexas.edu",
        "hindex": 16,
        "hindex5y": 14,
        "i10index": 19,
        "i10index5y": 19,
        "interests": [
            "Computer Architecture",
            "Computer Security"
        ],
        "npubs": 54
    },
    "Mohsen Imani": {
        "citedby": {
            "2017-03-04": 124
        },
        "email": "@eng.ucsd.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Approximate Computing",
            "Brain-inspired Computing",
            "Machine Learning Acceleration",
            "Embedded Systems",
            "Low Power"
        ],
        "npubs": 37
    },
    "Murali Annavaram": {
        "citedby": {
            "2017-03-04": 3516
        },
        "email": "@usc.edu",
        "hindex": 25,
        "hindex5y": 22,
        "i10index": 53,
        "i10index5y": 41,
        "interests": [
            "Computer Systems"
        ],
        "npubs": 142
    },
    "Na Li": {
        "citedby": {
            "2017-03-04": 1650
        },
        "email": "@seas.harvard.edu",
        "hindex": 17,
        "hindex5y": 17,
        "i10index": 24,
        "i10index5y": 24,
        "interests": [
            "Optimization and control of distributed network systems",
            "Game theory",
            "Power Systems",
            "System biology/physiology."
        ],
        "npubs": 46
    },
    "Nam Sung Kim": {
        "citedby": {
            "2017-03-03": 6788
        },
        "email": "@illinois.edu",
        "hindex": 34,
        "hindex5y": 26,
        "i10index": 58,
        "i10index5y": 47,
        "interests": [
            "Computer Architecture",
            "Digital Design",
            "Electronic Design Automation",
            "Low-power design"
        ],
        "npubs": 189
    },
    "Nandita Vijaykumar": {
        "citedby": {
            "2017-03-03": 62
        },
        "email": "@cmu.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Systems and Architecture"
        ],
        "npubs": 9
    },
    "Nathan Beckmann": {
        "citedby": {
            "2017-03-03": 824
        },
        "email": "@cmu.edu",
        "hindex": 11,
        "hindex5y": 11,
        "i10index": 11,
        "i10index5y": 11,
        "interests": [
            "Computer systems",
            "Computer architecture",
            "Performance modeling/analysis"
        ],
        "npubs": 46
    },
    "Nick Sumner": {
        "citedby": {
            "2017-03-04": 294
        },
        "email": "@sfu.ca",
        "hindex": 9,
        "hindex5y": 9,
        "i10index": 9,
        "i10index5y": 9,
        "interests": [
            "Program Analysis",
            "Debugging",
            "Testing",
            "Concurrency",
            "Software Engineering"
        ],
        "npubs": 26
    },
    "Nikos Hardavellas": {
        "affiliation": "Northwestern University",
        "citedby": {
            "2017-03-07": 2563,
            "2017-03-09": 2563
        },
        "email": "@northwestern.edu",
        "hindex": 19,
        "hindex5y": 13,
        "i10index": 26,
        "i10index5y": 19,
        "interests": [
            "Computer Architecture",
            "Nanophotonics",
            "Dark Silicon",
            "Memory Systems"
        ],
        "npubs": 77
    },
    "Nuwan Jayasena": "",
    "Oguz Ergin": {
        "citedby": {
            "2017-03-03": 872
        },
        "email": "@etu.edu.tr",
        "hindex": 17,
        "hindex5y": 10,
        "i10index": 24,
        "i10index5y": 12,
        "interests": [
            "Computer Architecture",
            "Integrated Circuit Design"
        ],
        "npubs": 84
    },
    "Onur Kayiran": {
        "citedby": {
            "2017-03-03": 411
        },
        "email": "@amd.com",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 5,
        "i10index5y": 5,
        "interests": [
            "Computer Architecture",
            "GPGPUs",
            "NoCs"
        ],
        "npubs": 18
    },
    "Onur Mutlu": {
        "affiliation": "ETH Zurich & CMU",
        "citedby": {
            "2017-03-03": 12995
        },
        "email": "@inf.ethz.ch",
        "hindex": 61,
        "hindex5y": 57,
        "i10index": 155,
        "i10index5y": 140,
        "interests": [
            "Computer Architecture",
            "Computer Systems",
            "Energy Efficiency",
            "Memory Systems",
            "Bioinformatics"
        ],
        "npubs": 313
    },
    "Paolo Grani": {
        "citedby": {
            "2017-03-03": 92
        },
        "email": "@ucdavis.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture",
            "Silicon Photonics",
            "NoC",
            "HPC"
        ],
        "npubs": 20
    },
    "Paolo Rech": {
        "citedby": {
            "2017-03-04": 521
        },
        "email": "@inf.ufrgs.br",
        "hindex": 12,
        "hindex5y": 10,
        "i10index": 17,
        "i10index5y": 14,
        "interests": [
            "radiation test",
            "neutron sensitivity of parallel computing units",
            "parallel algorithms hardening"
        ],
        "npubs": 95
    },
    "Paul Carpenter": {
        "citedby": {
            "2017-03-03": 255
        },
        "email": "@bsc.es",
        "hindex": 8,
        "hindex5y": 7,
        "i10index": 6,
        "i10index5y": 5,
        "interests": [],
        "npubs": 36
    },
    "Paul V. Gratz": {
        "affiliation": "Texas A&M",
        "citedby": {
            "2017-03-07": 1645,
            "2017-03-09": 1646
        },
        "email": "@tamu.edu",
        "hindex": 17,
        "hindex5y": 16,
        "i10index": 21,
        "i10index5y": 21,
        "interests": [
            "Computer Architecture",
            "Memory Systems",
            "Networks on Chip"
        ],
        "npubs": 63
    },
    "Pavan Kumar Hanumolu": "",
    "Peitao Shi": "",
    "Pejman Lotfi-Kamran": {
        "citedby": {
            "2017-03-03": 539
        },
        "email": "@ipm.ir",
        "hindex": 10,
        "hindex5y": 9,
        "i10index": 10,
        "i10index5y": 9,
        "interests": [
            "Computer Architecture",
            "Computer Systems",
            "Approximate Computing",
            "Cloud Computing"
        ],
        "npubs": 35
    },
    "Philippe Navaux": {
        "citedby": {
            "2017-03-04": 1900
        },
        "email": "@inf.ufrgs.br",
        "hindex": 21,
        "hindex5y": 17,
        "i10index": 62,
        "i10index5y": 32,
        "interests": [
            "Computer Architecture",
            "High Performance Computing"
        ],
        "npubs": 637
    },
    "Pierre Michaud": "",
    "Pradeep Ramachandran": "",
    "Pranith Kumar": {
        "citedby": {
            "2017-03-03": 36
        },
        "email": "@gatech.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Parallel Programming"
        ],
        "npubs": 5
    },
    "Prateek Mittal": {
        "citedby": {
            "2017-03-04": 1879
        },
        "email": "@princeton.edu",
        "hindex": 20,
        "hindex5y": 19,
        "i10index": 26,
        "i10index5y": 24,
        "interests": [
            "Security and Privacy",
            "Systems and Networking",
            "Machine Learning"
        ],
        "npubs": 65
    },
    "Qiong Cai": {
        "citedby": {
            "2018-01-04": 431
        },
        "email": "@apple.com",
        "hindex": 8,
        "hindex5y": 7,
        "i10index": 8,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture and Compiler"
        ],
        "npubs": 37
    },
    "Qiuyun Llull": {
        "citedby": {
            "2017-03-03": 1
        },
        "email": "@duke.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Computer Systems",
            "Datacenter"
        ],
        "npubs": 4
    },
    "Rafael K. V. Maeda": "",
    "Rajiv Nishtala": {
        "citedby": {
            "2017-03-03": 8
        },
        "email": "@bsc.es",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [],
        "npubs": 6
    },
    "Rakesh Kumar": {
        "citedby": {
            "2017-03-04": 4599
        },
        "email": "@illinois.edu",
        "hindex": 29,
        "hindex5y": 26,
        "i10index": 48,
        "i10index5y": 40,
        "interests": [
            "Hardware",
            "Fault Tolerant Computing",
            "Energy-efficient Computing"
        ],
        "npubs": 90
    },
    "Ramyad Hadidi": {
        "citedby": {
            "2017-09-30": 4
        },
        "email": "@gatech.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 3
    },
    "Ramón Beivide": {
        "citedby": {
            "2017-03-03": 1666
        },
        "email": "@unican.es",
        "hindex": 22,
        "hindex5y": 16,
        "i10index": 40,
        "i10index5y": 25,
        "interests": [
            "Computer Architecture",
            "Interconnection Networks",
            "High-Performance Computers"
        ],
        "npubs": 148
    },
    "Reetuparna Das": {
        "affiliation": "Michigan",
        "citedby": {
            "2017-03-04": 1741
        },
        "email": "@umich.edu",
        "hindex": 19,
        "hindex5y": 18,
        "i10index": 24,
        "i10index5y": 23,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 80
    },
    "Reza Azimi": {
        "citedby": {
            "2017-03-04": 10
        },
        "email": "@brown.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 4
    },
    "Roberto Proietti": {
        "citedby": {
            "2017-03-03": 1491
        },
        "email": "@ucdavis.edu",
        "hindex": 22,
        "hindex5y": 18,
        "i10index": 45,
        "i10index5y": 34,
        "interests": [],
        "npubs": 132
    },
    "Rujia Wang": {
        "citedby": {
            "2017-03-03": 24
        },
        "email": "@pitt.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Memory systems",
            "Computer Architecture"
        ],
        "npubs": 5
    },
    "S. J. Ben Yoo": "",
    "Salessawi Ferede Yitbarek": {
        "citedby": {
            "2017-03-03": 8
        },
        "email": "@umich.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "computer architecture",
            "security"
        ],
        "npubs": 4
    },
    "Sameer Wagh": "",
    "Samira Khan": {
        "affiliation": "UVA",
        "citedby": {
            "2017-03-04": 597
        },
        "email": "@virginia.edu",
        "hindex": 15,
        "hindex5y": 14,
        "i10index": 17,
        "i10index5y": 16,
        "interests": [
            "Computer Architecture",
            "Computer Systems"
        ],
        "npubs": 30
    },
    "Satish Narayanasamy": {
        "citedby": {
            "2017-03-03": 2333
        },
        "email": "@umich.edu",
        "hindex": 25,
        "hindex5y": 22,
        "i10index": 33,
        "i10index5y": 27,
        "interests": [],
        "npubs": 71
    },
    "Saugata Ghose": {
        "citedby": {
            "2017-03-04": 186
        },
        "email": "@cmu.edu",
        "hindex": 8,
        "hindex5y": 8,
        "i10index": 8,
        "i10index5y": 8,
        "interests": [
            "Computer Architecture",
            "Computer Systems"
        ],
        "npubs": 26
    },
    "Sebastian Werner": {
        "citedby": {
            "2018-03-22": 25
        },
        "email": "@ucdavis.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 6
    },
    "Seokin Hong": {
        "citedby": {
            "2017-03-04": 93
        },
        "email": "@kaist.ac.kr",
        "hindex": 7,
        "hindex5y": 6,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture",
            "Computer Systems",
            "Microarchitecture",
            "Fault Tolerance",
            "Memory Systems"
        ],
        "npubs": 12
    },
    "Seyed Majid Zahedi": {
        "citedby": {
            "2017-03-03": 57
        },
        "email": "@cs.duke.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Systems",
            "Computer Architecture"
        ],
        "npubs": 7
    },
    "Shaizeen Aga": {
        "citedby": {
            "2017-03-03": 5
        },
        "email": "@umich.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Near data computing",
            "Parallel Computer Architecture",
            "Parallel Computing"
        ],
        "npubs": 6
    },
    "Sherief Reda": {
        "citedby": {
            "2017-03-03": 2056
        },
        "email": "@brown.edu",
        "hindex": 26,
        "hindex5y": 18,
        "i10index": 53,
        "i10index5y": 39,
        "interests": [
            "Energy-Efficient Computing Systems",
            "Design and Test Methods for Digital ICs",
            "VLSI Computer-Aided Design"
        ],
        "npubs": 112
    },
    "Shih-Lien Lu": {
        "affiliation": "TSMC",
        "citedby": {
            "2017-03-07": 4324,
            "2017-03-09": 4324
        },
        "email": "@oregonstate.edu",
        "hindex": 32,
        "hindex5y": 26,
        "i10index": 81,
        "i10index5y": 46,
        "interests": [
            "Computer Architecture",
            "Memory System and Design"
        ],
        "npubs": 259
    },
    "Shijun Gong": "",
    "Shuaiwen Leon Song": {
        "citedby": {
            "2017-03-04": 926
        },
        "email": "@pnnl.gov",
        "hindex": 16,
        "hindex5y": 14,
        "i10index": 18,
        "i10index5y": 15,
        "interests": [
            "High Performance Computing",
            "Computer Architecture",
            "Power-Aware Computing"
        ],
        "npubs": 109
    },
    "Shuang1 Chen": {
        "citedby": {
            "2017-03-04": 4
        },
        "email": "@cornell.edu",
        "hindex": 1,
        "hindex5y": 1,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Memory Systems"
        ],
        "npubs": 2
    },
    "Snehasish Kumar": {
        "citedby": {
            "2017-03-04": 88
        },
        "email": "@sfu.ca",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Memory systems",
            "Heterogenuous computing",
            "Workload Characterization"
        ],
        "npubs": 10
    },
    "Soner Onder": {
        "affiliation": "Michigan Tech",
        "citedby": {
            "2017-03-07": 490,
            "2017-03-09": 490
        },
        "email": "@mtu.edu",
        "hindex": 11,
        "hindex5y": 5,
        "i10index": 11,
        "i10index5y": 2,
        "interests": [
            "Computer Architecture",
            "Microarchitecture",
            "Optimizing Compilers",
            "Program representations",
            "domain specific languages"
        ],
        "npubs": 39
    },
    "Songchun Fan": {
        "citedby": {
            "2017-03-03": 34
        },
        "email": "@cs.duke.edu",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Mobile Processor Design",
            "Mobile Sensing"
        ],
        "npubs": 13
    },
    "Soontae Kim": {
        "citedby": {
            "2017-03-03": 1261
        },
        "email": "@kaist.ac.kr",
        "hindex": 19,
        "hindex5y": 15,
        "i10index": 42,
        "i10index5y": 30,
        "interests": [
            "embedded system",
            "computer architecture"
        ],
        "npubs": 111
    },
    "Sreenivas Subramoney": "",
    "Sreepathi Pai": {
        "citedby": {
            "2017-03-04": 144
        },
        "email": "@cs.rochester.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Heterogeneous Computer Systems",
            "Computer Architecture",
            "Programming Systems",
            "Compilers"
        ],
        "npubs": 13
    },
    "Steven Margerm": "",
    "Steven Swanson": {
        "citedby": {
            "2017-03-04": 4720
        },
        "email": "@eng.ucsd.edu",
        "hindex": 32,
        "hindex5y": 27,
        "i10index": 61,
        "i10index5y": 55,
        "interests": [
            "Computer Architecture",
            "Computer Systems",
            "Storage Systems"
        ],
        "npubs": 134
    },
    "Stijn Eyerman": {
        "citedby": {
            "2017-03-03": 1460
        },
        "email": "@intel.com",
        "hindex": 20,
        "hindex5y": 17,
        "i10index": 25,
        "i10index5y": 24,
        "interests": [
            "computer science",
            "computer architecture"
        ],
        "npubs": 55
    },
    "Stratis Viglas": {
        "citedby": {
            "2017-03-03": 3239
        },
        "email": "@inf.ed.ac.uk",
        "hindex": 15,
        "hindex5y": 13,
        "i10index": 24,
        "i10index5y": 19,
        "interests": [
            "Database Systems"
        ],
        "npubs": 63
    },
    "Sudhakar Yalamanchili": "",
    "Sudhanshu Shukla": "",
    "Supreet Jeloka": {
        "citedby": {
            "2018-01-04": 63
        },
        "email": "@umich.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Compute in-memory",
            "Hardware security",
            "Memory & Interconnect design"
        ],
        "npubs": 19
    },
    "Syed Gilani": {
        "citedby": {
            "2017-03-04": 400
        },
        "email": "@amd.com",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 6,
        "i10index5y": 6,
        "interests": [
            "Computer architecture",
            "Low-power & energy-efficient computing",
            "Computer arithmetic"
        ],
        "npubs": 22
    },
    "Tajana S. Rosing": {
        "citedby": {
            "2017-03-03": 7206
        },
        "email": "@ucsd.edu",
        "hindex": 44,
        "hindex5y": 36,
        "i10index": 101,
        "i10index5y": 83,
        "interests": [],
        "npubs": 231
    },
    "Tao Li": "",
    "Thomas F. Wenisch": {
        "affiliation": "Michigan",
        "citedby": {
            "2017-03-07": 5025,
            "2017-03-09": 5027
        },
        "email": "@umich.edu",
        "hindex": 34,
        "hindex5y": 31,
        "i10index": 55,
        "i10index5y": 50,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 120
    },
    "Timothy N. Miller": {
        "affiliation": "Binghamton University (SUNY)",
        "citedby": {
            "2017-03-07": 159,
            "2017-03-09": 159
        },
        "email": "@binghamton.edu",
        "hindex": 6,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "computer architecture",
            "gpu architecture"
        ],
        "npubs": 23
    },
    "Todd Austin": {
        "citedby": {
            "2017-03-04": 20759
        },
        "email": "@umich.edu",
        "hindex": 52,
        "hindex5y": 32,
        "i10index": 101,
        "i10index5y": 65,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 246
    },
    "Trevor Mudge": {
        "affiliation": "Michigan",
        "citedby": {
            "2017-03-07": 22845,
            "2017-03-09": 22849
        },
        "email": "@eecs.umich.edu",
        "hindex": 67,
        "hindex5y": 40,
        "i10index": 242,
        "i10index5y": 122,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 573
    },
    "Tushar Krishna": {
        "citedby": {
            "2017-03-03": 2592
        },
        "email": "@ece.gatech.edu",
        "hindex": 13,
        "hindex5y": 13,
        "i10index": 18,
        "i10index5y": 17,
        "interests": [
            "Computer Architecture",
            "Interconnection Networks",
            "Network-on-Chip",
            "FPGA"
        ],
        "npubs": 36
    },
    "Valeria Bertacco": {
        "affiliation": "Michigan",
        "citedby": {
            "2017-03-07": 3683,
            "2017-03-09": 3683
        },
        "email": "@umich.edu",
        "hindex": 31,
        "hindex5y": 26,
        "i10index": 74,
        "i10index5y": 55,
        "interests": [
            "Reliability",
            "Computer Architecture",
            "Security",
            "Verification"
        ],
        "npubs": 242
    },
    "Venkatesh Akella": "",
    "Vijay Nagarajan": {
        "affiliation": "University of Edinburgh",
        "citedby": {
            "2017-03-03": 596
        },
        "email": "@ed.ac.uk",
        "hindex": 13,
        "hindex5y": 12,
        "i10index": 16,
        "i10index5y": 12,
        "interests": [
            "Parallel Computer Architecture",
            "Compilers"
        ],
        "npubs": 48
    },
    "Vijaylakshmi Srinivasan": "",
    "Vinicius Petrucci": {
        "citedby": {
            "2017-03-03": 428
        },
        "email": "@ufba.br",
        "hindex": 12,
        "hindex5y": 11,
        "i10index": 13,
        "i10index5y": 13,
        "interests": [
            "Computer systems",
            "Resource efficiency"
        ],
        "npubs": 36
    },
    "Vinícius Fratin": "",
    "Wei Huang": {
        "affiliation": "AMD",
        "citedby": {
            "2017-03-04": 4438
        },
        "email": "@amd.com",
        "hindex": 26,
        "hindex5y": 19,
        "i10index": 36,
        "i10index5y": 31,
        "interests": [
            "performance and energy optimization",
            "computer architecture at scale",
            "data centers",
            "chip microarchitecture",
            "VLSI"
        ],
        "npubs": 77
    },
    "Weidong Ye": {
        "citedby": {
            "2017-03-03": 0
        },
        "email": "@illinois.edu",
        "hindex": 0,
        "hindex5y": 0,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "Hardware"
        ],
        "npubs": 2
    },
    "Weigong Zhang": "",
    "Wenyan Lu": "",
    "Xavier Martorell": {
        "citedby": {
            "2018-01-04": 430
        },
        "email": "@upc.edu",
        "hindex": 11,
        "hindex5y": 9,
        "i10index": 13,
        "i10index5y": 9,
        "interests": [],
        "npubs": 80
    },
    "Xiaodong Wang": {
        "citedby": {
            "2018-01-04": 51
        },
        "email": "@cornell.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 5
    },
    "Xiaowei Li": {
        "citedby": {
            "2017-03-04": 4612
        },
        "email": "@ict.ac.cn",
        "hindex": 30,
        "hindex5y": 21,
        "i10index": 114,
        "i10index5y": 66,
        "interests": [
            "VLSI testing",
            "Fault-Tolerant Computing",
            "WSN..."
        ],
        "npubs": 1831
    },
    "Xiaowei Ren": "",
    "Xin Fu": "",
    "Xin Zhan": {
        "citedby": {
            "2017-03-04": 28
        },
        "email": "@brown.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 9
    },
    "Xinran Wang": "",
    "Xuehai Qian": {
        "citedby": {
            "2017-03-04": 81
        },
        "email": "@usc.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture",
            "Computer System"
        ],
        "npubs": 22
    },
    "Xulong Tang": {
        "citedby": {
            "2017-03-04": 21
        },
        "email": "@cse.psu.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 0,
        "i10index5y": 0,
        "interests": [
            "Computer Architecture",
            "GPU",
            "Compiler"
        ],
        "npubs": 9
    },
    "Xun Jian": {
        "citedby": {
            "2018-01-08": 104
        },
        "email": "@vt.edu",
        "hindex": 7,
        "hindex5y": 7,
        "i10index": 5,
        "i10index5y": 5,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 11
    },
    "Yale Patt": {
        "affiliation": "UT Austin",
        "citedby": {
            "2017-03-04": 15206
        },
        "email": "",
        "hindex": 65,
        "hindex5y": 32,
        "i10index": 144,
        "i10index5y": 72,
        "interests": [
            "computer architecture",
            "microarchitecture",
            "computer science",
            "digital logic",
            "system software"
        ],
        "npubs": 343
    },
    "Yan Solihin": {
        "affiliation": "NCSU and NSF",
        "citedby": {
            "2017-03-07": 4152,
            "2017-03-09": 4154
        },
        "email": "@ncsu.edu",
        "hindex": 29,
        "hindex5y": 23,
        "i10index": 51,
        "i10index5y": 39,
        "interests": [
            "Computer Architecture",
            "Computer Architecture Support for Security",
            "Workload Characterization",
            "Workload Cloning",
            "Performance Mode"
        ],
        "npubs": 171
    },
    "Yang Hu": {
        "citedby": {
            "2017-03-03": 88
        },
        "email": "@utdallas.edu",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture",
            "Power Management",
            "Network Function Virtualization",
            "Deep Learning"
        ],
        "npubs": 17
    },
    "Yannis Papakonstantinou": {
        "citedby": {
            "2017-03-03": 13757
        },
        "email": "@eng.ucsd.edu",
        "hindex": 48,
        "hindex5y": 24,
        "i10index": 73,
        "i10index5y": 45,
        "interests": [],
        "npubs": 180
    },
    "Yanqi Zhou": {
        "citedby": {
            "2017-03-03": 37
        },
        "email": "@princeton.edu",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Operating System",
            "Parallel Computing"
        ],
        "npubs": 8
    },
    "Yanqin Jin": "",
    "Yao Wang": {
        "citedby": {
            "2017-03-04": 98
        },
        "email": "@cornell.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Security",
            "memory system",
            "on-chip network"
        ],
        "npubs": 8
    },
    "Yebin Lee": "",
    "Yingying Tian": {
        "affiliation": "AMD",
        "citedby": {
            "2017-03-07": 177,
            "2017-03-09": 177
        },
        "email": "@tamu.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 9
    },
    "Yinhe Han": "",
    "Yiran Chen": {
        "citedby": {
            "2017-03-04": 4589
        },
        "email": "@duke.edu",
        "hindex": 35,
        "hindex5y": 32,
        "i10index": 106,
        "i10index5y": 99,
        "interests": [
            "VLSI",
            "memory",
            "neuromorphic",
            "mobile",
            "security"
        ],
        "npubs": 340
    },
    "Yoav Etsion": {
        "affiliation": "Technion",
        "citedby": {
            "2017-03-07": 1311,
            "2017-03-09": 1312
        },
        "email": "@ee.technion.ac.il",
        "hindex": 18,
        "hindex5y": 14,
        "i10index": 25,
        "i10index5y": 17,
        "interests": [
            "Computer Systems",
            "Computer Architecture",
            "HW/SW Interplay",
            "Operating Systems"
        ],
        "npubs": 62
    },
    "Yorai Wardi": "",
    "Young Hoon Son": {
        "citedby": {
            "2017-03-03": 57
        },
        "email": "@nxp.com",
        "hindex": 4,
        "hindex5y": 4,
        "i10index": 2,
        "i10index5y": 2,
        "interests": [
            "CMOS high speed I/O"
        ],
        "npubs": 5
    },
    "Youtao Zhang": {
        "citedby": {
            "2017-03-03": 3665
        },
        "email": "@cs.pitt.edu",
        "hindex": 29,
        "hindex5y": 23,
        "i10index": 55,
        "i10index5y": 44,
        "interests": [],
        "npubs": 107
    },
    "Yuan Xie": {
        "affiliation": "UCSB",
        "citedby": {
            "2017-03-07": 10928,
            "2017-03-09": 10929
        },
        "email": "@ece.ucsb.edu",
        "hindex": 55,
        "hindex5y": 43,
        "i10index": 187,
        "i10index5y": 158,
        "interests": [
            "Computer Architecture",
            "VLSI",
            "EDA",
            "CAD",
            "Embedded Systems"
        ],
        "npubs": 502
    },
    "Yuchen Hao": {
        "citedby": {
            "2017-03-04": 27
        },
        "email": "@cs.ucla.edu",
        "hindex": 3,
        "hindex5y": 3,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "Computer Architecture",
            "Parallel Computing"
        ],
        "npubs": 4
    },
    "Yuhwan Ro": {
        "citedby": {
            "2017-03-04": 941
        },
        "email": "@snu.ac.kr",
        "hindex": 11,
        "hindex5y": 9,
        "i10index": 11,
        "i10index5y": 9,
        "interests": [
            "Computer Architecture",
            "Memory Systems",
            "Storage Systems"
        ],
        "npubs": 23
    },
    "Yutao Liu": {
        "citedby": {
            "2017-03-04": 180
        },
        "email": "@sjtu.edu.cn",
        "hindex": 6,
        "hindex5y": 6,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Virtualization",
            "System/Mobile Security"
        ],
        "npubs": 9
    },
    "Zhe1 Wang": {
        "citedby": {
            "2017-11-09": 155
        },
        "email": "@intel.com",
        "hindex": 6,
        "hindex5y": 5,
        "i10index": 4,
        "i10index5y": 4,
        "interests": [
            "Computer Architecture"
        ],
        "npubs": 22
    },
    "Zhenhong Liu": "",
    "Zhenman Fang": {
        "citedby": {
            "2017-03-03": 70
        },
        "email": "@cs.ucla.edu",
        "hindex": 5,
        "hindex5y": 5,
        "i10index": 3,
        "i10index5y": 3,
        "interests": [
            "Computer Architecture",
            "Cloud Computing",
            "Customized Acceleration",
            "Performance Evaluation",
            "Compilers"
        ],
        "npubs": 18
    },
    "Zhiyong Liu": {
        "citedby": {
            "2017-03-04": 22107
        },
        "email": "@ict.ac.cn",
        "hindex": 55,
        "hindex5y": 44,
        "i10index": 493,
        "i10index5y": 367,
        "interests": [
            "Computer Architecture",
            "Algorithms",
            "Parallel and Distributed Computing",
            "Bioinformatics"
        ],
        "npubs": 3000
    },
    "Zhongyuan Tian": {
        "citedby": {
            "2017-03-03": 18
        },
        "email": "",
        "hindex": 2,
        "hindex5y": 2,
        "i10index": 1,
        "i10index5y": 1,
        "interests": [
            "bioinformatics"
        ],
        "npubs": 3
    }
}
