--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_xclk32mhz = PERIOD TIMEGRP "xclk32mhz" 31.125 ns HIGH 50% 
INPUT_JITTER 0.05         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_xclk32mhz = PERIOD TIMEGRP "xclk32mhz" 31.125 ns HIGH 50% INPUT_JITTER 0.05
        ns;
--------------------------------------------------------------------------------
Slack: 2.966ns (period - min period limit)
  Period: 3.891ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: core_clocks/core_clocks/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: core_clocks/core_clocks/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: core_clocks/core_clocks/clkout0
--------------------------------------------------------------------------------
Slack: 6.856ns (period - min period limit)
  Period: 7.781ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: core_clocks/core_clocks/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: core_clocks/core_clocks/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: core_clocks/core_clocks/clkout1
--------------------------------------------------------------------------------
Slack: 21.125ns (period - (min low pulse limit / (low pulse / period)))
  Period: 31.125ns
  Low pulse: 15.562ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: core_clocks/core_clocks/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: core_clocks/core_clocks/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: core_clocks/core_clocks/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_core_clocks_core_clocks_clkout1 = PERIOD TIMEGRP         
"core_clocks_core_clocks_clkout1" TS_xclk32mhz / 4 HIGH 50%         
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 68517 paths analyzed, 4597 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.823ns.
--------------------------------------------------------------------------------

Paths for end point main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2 (SLICE_X7Y52.C5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_4 (FF)
  Destination:          main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2 (FF)
  Requirement:          3.891ns
  Data Path Delay:      2.817ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (1.525 - 1.643)
  Source Clock:         clk_256mhz rising at 3.890ns
  Destination Clock:    clk_128mhz rising at 7.781ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_4 to main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.BQ       Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers<4>
                                                       main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_4
    SLICE_X7Y52.B2       net (fanout=5)        0.857   main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers<4>
    SLICE_X7Y52.BMUX     Tilo                  0.313   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/out31
    SLICE_X7Y52.C5       net (fanout=4)        0.878   main_system_control/system_data_control/onboard_ad_control/out3
    SLICE_X7Y52.CLK      Tas                   0.322   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_9_OUT<2>1
                                                       main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2
    -------------------------------------------------  ---------------------------
    Total                                      2.817ns (1.082ns logic, 1.735ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2 (FF)
  Destination:          main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2 (FF)
  Requirement:          3.891ns
  Data Path Delay:      2.569ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (1.525 - 1.643)
  Source Clock:         clk_256mhz rising at 3.890ns
  Destination Clock:    clk_128mhz rising at 7.781ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2 to main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.AQ       Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers<4>
                                                       main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2
    SLICE_X7Y52.B1       net (fanout=5)        0.609   main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers<2>
    SLICE_X7Y52.BMUX     Tilo                  0.313   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/out31
    SLICE_X7Y52.C5       net (fanout=4)        0.878   main_system_control/system_data_control/onboard_ad_control/out3
    SLICE_X7Y52.CLK      Tas                   0.322   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_9_OUT<2>1
                                                       main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (1.082ns logic, 1.487ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_3 (FF)
  Destination:          main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2 (FF)
  Requirement:          3.891ns
  Data Path Delay:      2.440ns (Levels of Logic = 2)
  Clock Path Skew:      -0.120ns (1.525 - 1.645)
  Source Clock:         clk_256mhz rising at 3.890ns
  Destination Clock:    clk_128mhz rising at 7.781ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_3 to main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.BQ       Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers<6>
                                                       main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_3
    SLICE_X7Y52.B3       net (fanout=4)        0.480   main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers<3>
    SLICE_X7Y52.BMUX     Tilo                  0.313   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/out31
    SLICE_X7Y52.C5       net (fanout=4)        0.878   main_system_control/system_data_control/onboard_ad_control/out3
    SLICE_X7Y52.CLK      Tas                   0.322   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_9_OUT<2>1
                                                       main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (1.082ns logic, 1.358ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1 (SLICE_X7Y52.C5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_4 (FF)
  Destination:          main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1 (FF)
  Requirement:          3.891ns
  Data Path Delay:      2.722ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (1.525 - 1.643)
  Source Clock:         clk_256mhz rising at 3.890ns
  Destination Clock:    clk_128mhz rising at 7.781ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_4 to main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.BQ       Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers<4>
                                                       main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_4
    SLICE_X7Y52.B2       net (fanout=5)        0.857   main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers<4>
    SLICE_X7Y52.BMUX     Tilo                  0.313   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/out31
    SLICE_X7Y52.C5       net (fanout=4)        0.878   main_system_control/system_data_control/onboard_ad_control/out3
    SLICE_X7Y52.CLK      Tas                   0.227   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_10_OUT<2>1
                                                       main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.987ns logic, 1.735ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2 (FF)
  Destination:          main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1 (FF)
  Requirement:          3.891ns
  Data Path Delay:      2.474ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (1.525 - 1.643)
  Source Clock:         clk_256mhz rising at 3.890ns
  Destination Clock:    clk_128mhz rising at 7.781ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2 to main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.AQ       Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers<4>
                                                       main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2
    SLICE_X7Y52.B1       net (fanout=5)        0.609   main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers<2>
    SLICE_X7Y52.BMUX     Tilo                  0.313   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/out31
    SLICE_X7Y52.C5       net (fanout=4)        0.878   main_system_control/system_data_control/onboard_ad_control/out3
    SLICE_X7Y52.CLK      Tas                   0.227   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_10_OUT<2>1
                                                       main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (0.987ns logic, 1.487ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_3 (FF)
  Destination:          main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1 (FF)
  Requirement:          3.891ns
  Data Path Delay:      2.345ns (Levels of Logic = 2)
  Clock Path Skew:      -0.120ns (1.525 - 1.645)
  Source Clock:         clk_256mhz rising at 3.890ns
  Destination Clock:    clk_128mhz rising at 7.781ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_3 to main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.BQ       Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers<6>
                                                       main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_3
    SLICE_X7Y52.B3       net (fanout=4)        0.480   main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers<3>
    SLICE_X7Y52.BMUX     Tilo                  0.313   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/out31
    SLICE_X7Y52.C5       net (fanout=4)        0.878   main_system_control/system_data_control/onboard_ad_control/out3
    SLICE_X7Y52.CLK      Tas                   0.227   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_10_OUT<2>1
                                                       main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_1
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.987ns logic, 1.358ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point main_system_control/system_data_control/s16_inv_test_5 (SLICE_X36Y33.SR), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_1 (FF)
  Destination:          main_system_control/system_data_control/s16_inv_test_5 (FF)
  Requirement:          7.781ns
  Data Path Delay:      6.697ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.387 - 0.383)
  Source Clock:         clk_128mhz rising at 0.000ns
  Destination Clock:    clk_128mhz rising at 7.781ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_1 to main_system_control/system_data_control/s16_inv_test_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.AMUX     Tshcko                0.461   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_1
    SLICE_X21Y39.D5      net (fanout=6)        2.908   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<1>
    SLICE_X21Y39.D       Tilo                  0.259   main_system_control/system_data_control/start_alu
                                                       main_system_control/system_data_control/GND_23_o_r_so_adb_ctrl_ad_rdy_trigger_AND_96_o1
    SLICE_X34Y35.D4      net (fanout=3)        1.347   main_system_control/system_data_control/GND_23_o_r_so_adb_ctrl_ad_rdy_trigger_AND_96_o
    SLICE_X34Y35.D       Tilo                  0.203   main_system_control/system_data_control/r_data2<3>
                                                       main_system_control/system_data_control/_n02321
    SLICE_X34Y35.C6      net (fanout=9)        0.138   main_system_control/system_data_control/_n02321
    SLICE_X34Y35.C       Tilo                  0.204   main_system_control/system_data_control/r_data2<3>
                                                       main_system_control/system_data_control/_n02325
    SLICE_X36Y33.SR      net (fanout=4)        0.748   main_system_control/system_data_control/_n0232
    SLICE_X36Y33.CLK     Tsrck                 0.429   main_system_control/system_data_control/s16_inv_test<7>
                                                       main_system_control/system_data_control/s16_inv_test_5
    -------------------------------------------------  ---------------------------
    Total                                      6.697ns (1.556ns logic, 5.141ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2 (FF)
  Destination:          main_system_control/system_data_control/s16_inv_test_5 (FF)
  Requirement:          7.781ns
  Data Path Delay:      5.949ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.387 - 0.383)
  Source Clock:         clk_128mhz rising at 0.000ns
  Destination Clock:    clk_128mhz rising at 7.781ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2 to main_system_control/system_data_control/s16_inv_test_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.CQ       Tcko                  0.391   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
                                                       main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address_2
    SLICE_X21Y39.D6      net (fanout=6)        2.230   main_system_control/system_data_control/onboard_ad_control/so_adb_ctrl_std3_ad_address<2>
    SLICE_X21Y39.D       Tilo                  0.259   main_system_control/system_data_control/start_alu
                                                       main_system_control/system_data_control/GND_23_o_r_so_adb_ctrl_ad_rdy_trigger_AND_96_o1
    SLICE_X34Y35.D4      net (fanout=3)        1.347   main_system_control/system_data_control/GND_23_o_r_so_adb_ctrl_ad_rdy_trigger_AND_96_o
    SLICE_X34Y35.D       Tilo                  0.203   main_system_control/system_data_control/r_data2<3>
                                                       main_system_control/system_data_control/_n02321
    SLICE_X34Y35.C6      net (fanout=9)        0.138   main_system_control/system_data_control/_n02321
    SLICE_X34Y35.C       Tilo                  0.204   main_system_control/system_data_control/r_data2<3>
                                                       main_system_control/system_data_control/_n02325
    SLICE_X36Y33.SR      net (fanout=4)        0.748   main_system_control/system_data_control/_n0232
    SLICE_X36Y33.CLK     Tsrck                 0.429   main_system_control/system_data_control/s16_inv_test<7>
                                                       main_system_control/system_data_control/s16_inv_test_5
    -------------------------------------------------  ---------------------------
    Total                                      5.949ns (1.486ns logic, 4.463ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/onboard_ad_control/ada/onboard_adc/so_spi_rdy (FF)
  Destination:          main_system_control/system_data_control/s16_inv_test_5 (FF)
  Requirement:          7.781ns
  Data Path Delay:      5.951ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.387 - 0.362)
  Source Clock:         clk_128mhz rising at 0.000ns
  Destination Clock:    clk_128mhz rising at 7.781ns
  Clock Uncertainty:    0.130ns

  Clock Uncertainty:          0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/onboard_ad_control/ada/onboard_adc/so_spi_rdy to main_system_control/system_data_control/s16_inv_test_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y53.AQ      Tcko                  0.391   main_system_control/system_data_control/onboard_ad_control/ada/onboard_adc/r_po_spi_cs
                                                       main_system_control/system_data_control/onboard_ad_control/ada/onboard_adc/so_spi_rdy
    SLICE_X21Y39.D2      net (fanout=5)        2.232   main_system_control/system_data_control/onboard_ad_control/ada/onboard_adc/so_spi_rdy
    SLICE_X21Y39.D       Tilo                  0.259   main_system_control/system_data_control/start_alu
                                                       main_system_control/system_data_control/GND_23_o_r_so_adb_ctrl_ad_rdy_trigger_AND_96_o1
    SLICE_X34Y35.D4      net (fanout=3)        1.347   main_system_control/system_data_control/GND_23_o_r_so_adb_ctrl_ad_rdy_trigger_AND_96_o
    SLICE_X34Y35.D       Tilo                  0.203   main_system_control/system_data_control/r_data2<3>
                                                       main_system_control/system_data_control/_n02321
    SLICE_X34Y35.C6      net (fanout=9)        0.138   main_system_control/system_data_control/_n02321
    SLICE_X34Y35.C       Tilo                  0.204   main_system_control/system_data_control/r_data2<3>
                                                       main_system_control/system_data_control/_n02325
    SLICE_X36Y33.SR      net (fanout=4)        0.748   main_system_control/system_data_control/_n0232
    SLICE_X36Y33.CLK     Tsrck                 0.429   main_system_control/system_data_control/s16_inv_test<7>
                                                       main_system_control/system_data_control/s16_inv_test_5
    -------------------------------------------------  ---------------------------
    Total                                      5.951ns (1.486ns logic, 4.465ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_core_clocks_core_clocks_clkout1 = PERIOD TIMEGRP
        "core_clocks_core_clocks_clkout1" TS_xclk32mhz / 4 HIGH 50%
        INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_6 (SLICE_X6Y47.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_6 (FF)
  Destination:          main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 0)
  Clock Path Skew:      0.220ns (0.906 - 0.686)
  Source Clock:         clk_256mhz rising at 7.781ns
  Destination Clock:    clk_128mhz rising at 7.781ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_6 to main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.CQ       Tcko                  0.234   main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers<6>
                                                       main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_6
    SLICE_X6Y47.CI       net (fanout=5)        0.261   main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers<6>
    SLICE_X6Y47.CLK      Tdh         (-Th)    -0.050   main_system_control/system_data_control/onboard_ad_control/r1_to_adb_triggers<1>
                                                       main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_6
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.284ns logic, 0.261ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_2 (SLICE_X6Y47.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2 (FF)
  Destination:          main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 0)
  Clock Path Skew:      0.222ns (0.906 - 0.684)
  Source Clock:         clk_256mhz rising at 7.781ns
  Destination Clock:    clk_128mhz rising at 7.781ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2 to main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.AQ       Tcko                  0.234   main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers<4>
                                                       main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers_2
    SLICE_X6Y47.BX       net (fanout=5)        0.465   main_system_control/system_data_control/supply_ctrl_layer/to_adb_triggers<2>
    SLICE_X6Y47.CLK      Tdh         (-Th)     0.080   main_system_control/system_data_control/onboard_ad_control/r1_to_adb_triggers<1>
                                                       main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_2
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.154ns logic, 0.465ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_0 (SLICE_X6Y51.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_6 (FF)
  Destination:          main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 1)
  Clock Path Skew:      0.216ns (0.902 - 0.686)
  Source Clock:         clk_256mhz rising at 7.781ns
  Destination Clock:    clk_128mhz rising at 7.781ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_6 to main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.CQ       Tcko                  0.234   main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers<6>
                                                       main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers_6
    SLICE_X6Y51.B4       net (fanout=5)        0.233   main_system_control/system_data_control/supply_ctrl_layer/to_ada_triggers<6>
    SLICE_X6Y51.CLK      Tah         (-Th)    -0.197   main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt<2>
                                                       main_system_control/system_data_control/onboard_ad_control/GND_28_o_GND_28_o_select_10_OUT<3>
                                                       main_system_control/system_data_control/onboard_ad_control/ada_mux_sequencer.st_ada_seq_nxt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (0.431ns logic, 0.233ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_core_clocks_core_clocks_clkout1 = PERIOD TIMEGRP
        "core_clocks_core_clocks_clkout1" TS_xclk32mhz / 4 HIGH 50%
        INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 6.051ns (period - min period limit)
  Period: 7.781ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: core_clocks/core_clocks/clkout2_buf/I0
  Logical resource: core_clocks/core_clocks/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: core_clocks/core_clocks/clkout1
--------------------------------------------------------------------------------
Slack: 6.781ns (period - min period limit)
  Period: 7.781ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: main_system_control/system_data_control/onboard_ad_control/r1_to_adb_triggers<1>/CLK
  Logical resource: main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_3/CLK
  Location pin: SLICE_X6Y47.CLK
  Clock network: clk_128mhz
--------------------------------------------------------------------------------
Slack: 6.781ns (period - min period limit)
  Period: 7.781ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: main_system_control/system_data_control/onboard_ad_control/r1_to_adb_triggers<1>/CLK
  Logical resource: main_system_control/system_data_control/onboard_ad_control/Mshreg_r1_to_adb_triggers_4/CLK
  Location pin: SLICE_X6Y47.CLK
  Clock network: clk_128mhz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_core_clocks_core_clocks_clkout0 = PERIOD TIMEGRP         
"core_clocks_core_clocks_clkout0" TS_xclk32mhz / 8 HIGH 50%         
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4231 paths analyzed, 1087 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.790ns.
--------------------------------------------------------------------------------

Paths for end point main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8 (SLICE_X2Y8.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3 (FF)
  Destination:          main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8 (FF)
  Requirement:          3.890ns
  Data Path Delay:      3.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.280 - 0.296)
  Source Clock:         clk_256mhz rising at 0.000ns
  Destination Clock:    clk_256mhz rising at 3.890ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3 to main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.DQ        Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<3>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3
    SLICE_X3Y5.D2        net (fanout=2)        0.593   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<3>
    SLICE_X3Y5.D         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11
    SLICE_X3Y6.A6        net (fanout=1)        0.340   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1
    SLICE_X3Y6.A         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2<0>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13
    SLICE_X1Y7.B1        net (fanout=2)        0.614   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o
    SLICE_X1Y7.BMUX      Tilo                  0.313   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly<6>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1
    SLICE_X2Y8.CE        net (fanout=3)        0.502   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv
    SLICE_X2Y8.CLK       Tceck                 0.331   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<11>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (1.609ns logic, 2.049ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6 (FF)
  Destination:          main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8 (FF)
  Requirement:          3.890ns
  Data Path Delay:      3.606ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.280 - 0.294)
  Source Clock:         clk_256mhz rising at 0.000ns
  Destination Clock:    clk_256mhz rising at 3.890ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6 to main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.CQ        Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<7>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6
    SLICE_X3Y7.A6        net (fanout=2)        0.285   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<6>
    SLICE_X3Y7.A         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/s1_pulse
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o12
    SLICE_X3Y6.A1        net (fanout=1)        0.596   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11
    SLICE_X3Y6.A         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2<0>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13
    SLICE_X1Y7.B1        net (fanout=2)        0.614   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o
    SLICE_X1Y7.BMUX      Tilo                  0.313   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly<6>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1
    SLICE_X2Y8.CE        net (fanout=3)        0.502   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv
    SLICE_X2Y8.CLK       Tceck                 0.331   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<11>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8
    -------------------------------------------------  ---------------------------
    Total                                      3.606ns (1.609ns logic, 1.997ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4 (FF)
  Destination:          main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8 (FF)
  Requirement:          3.890ns
  Data Path Delay:      3.577ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.280 - 0.294)
  Source Clock:         clk_256mhz rising at 0.000ns
  Destination Clock:    clk_256mhz rising at 3.890ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4 to main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.AQ        Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<7>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4
    SLICE_X3Y5.D3        net (fanout=2)        0.512   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<4>
    SLICE_X3Y5.D         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11
    SLICE_X3Y6.A6        net (fanout=1)        0.340   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1
    SLICE_X3Y6.A         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2<0>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13
    SLICE_X1Y7.B1        net (fanout=2)        0.614   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o
    SLICE_X1Y7.BMUX      Tilo                  0.313   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly<6>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1
    SLICE_X2Y8.CE        net (fanout=3)        0.502   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv
    SLICE_X2Y8.CLK       Tceck                 0.331   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<11>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_8
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (1.609ns logic, 1.968ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11 (SLICE_X2Y8.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3 (FF)
  Destination:          main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11 (FF)
  Requirement:          3.890ns
  Data Path Delay:      3.618ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.280 - 0.296)
  Source Clock:         clk_256mhz rising at 0.000ns
  Destination Clock:    clk_256mhz rising at 3.890ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3 to main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.DQ        Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<3>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3
    SLICE_X3Y5.D2        net (fanout=2)        0.593   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<3>
    SLICE_X3Y5.D         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11
    SLICE_X3Y6.A6        net (fanout=1)        0.340   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1
    SLICE_X3Y6.A         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2<0>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13
    SLICE_X1Y7.B1        net (fanout=2)        0.614   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o
    SLICE_X1Y7.BMUX      Tilo                  0.313   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly<6>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1
    SLICE_X2Y8.CE        net (fanout=3)        0.502   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv
    SLICE_X2Y8.CLK       Tceck                 0.291   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<11>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (1.569ns logic, 2.049ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6 (FF)
  Destination:          main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11 (FF)
  Requirement:          3.890ns
  Data Path Delay:      3.566ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.280 - 0.294)
  Source Clock:         clk_256mhz rising at 0.000ns
  Destination Clock:    clk_256mhz rising at 3.890ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6 to main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.CQ        Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<7>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6
    SLICE_X3Y7.A6        net (fanout=2)        0.285   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<6>
    SLICE_X3Y7.A         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/s1_pulse
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o12
    SLICE_X3Y6.A1        net (fanout=1)        0.596   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11
    SLICE_X3Y6.A         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2<0>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13
    SLICE_X1Y7.B1        net (fanout=2)        0.614   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o
    SLICE_X1Y7.BMUX      Tilo                  0.313   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly<6>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1
    SLICE_X2Y8.CE        net (fanout=3)        0.502   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv
    SLICE_X2Y8.CLK       Tceck                 0.291   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<11>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11
    -------------------------------------------------  ---------------------------
    Total                                      3.566ns (1.569ns logic, 1.997ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4 (FF)
  Destination:          main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11 (FF)
  Requirement:          3.890ns
  Data Path Delay:      3.537ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.280 - 0.294)
  Source Clock:         clk_256mhz rising at 0.000ns
  Destination Clock:    clk_256mhz rising at 3.890ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4 to main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.AQ        Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<7>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4
    SLICE_X3Y5.D3        net (fanout=2)        0.512   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<4>
    SLICE_X3Y5.D         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11
    SLICE_X3Y6.A6        net (fanout=1)        0.340   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1
    SLICE_X3Y6.A         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2<0>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13
    SLICE_X1Y7.B1        net (fanout=2)        0.614   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o
    SLICE_X1Y7.BMUX      Tilo                  0.313   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly<6>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1
    SLICE_X2Y8.CE        net (fanout=3)        0.502   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv
    SLICE_X2Y8.CLK       Tceck                 0.291   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<11>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_11
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (1.569ns logic, 1.968ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0 (SLICE_X2Y6.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3 (FF)
  Destination:          main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0 (FF)
  Requirement:          3.890ns
  Data Path Delay:      3.631ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_256mhz rising at 0.000ns
  Destination Clock:    clk_256mhz rising at 3.890ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3 to main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y6.DQ        Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<3>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_3
    SLICE_X3Y5.D2        net (fanout=2)        0.593   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<3>
    SLICE_X3Y5.D         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11
    SLICE_X3Y6.A6        net (fanout=1)        0.340   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1
    SLICE_X3Y6.A         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2<0>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13
    SLICE_X1Y7.B1        net (fanout=2)        0.614   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o
    SLICE_X1Y7.BMUX      Tilo                  0.313   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly<6>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1
    SLICE_X2Y6.CE        net (fanout=3)        0.475   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv
    SLICE_X2Y6.CLK       Tceck                 0.331   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<3>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (1.609ns logic, 2.022ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6 (FF)
  Destination:          main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0 (FF)
  Requirement:          3.890ns
  Data Path Delay:      3.579ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         clk_256mhz rising at 0.000ns
  Destination Clock:    clk_256mhz rising at 3.890ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6 to main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.CQ        Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<7>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_6
    SLICE_X3Y7.A6        net (fanout=2)        0.285   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<6>
    SLICE_X3Y7.A         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/s1_pulse
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o12
    SLICE_X3Y6.A1        net (fanout=1)        0.596   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11
    SLICE_X3Y6.A         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2<0>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13
    SLICE_X1Y7.B1        net (fanout=2)        0.614   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o
    SLICE_X1Y7.BMUX      Tilo                  0.313   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly<6>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1
    SLICE_X2Y6.CE        net (fanout=3)        0.475   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv
    SLICE_X2Y6.CLK       Tceck                 0.331   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<3>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (1.609ns logic, 1.970ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4 (FF)
  Destination:          main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0 (FF)
  Requirement:          3.890ns
  Data Path Delay:      3.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         clk_256mhz rising at 0.000ns
  Destination Clock:    clk_256mhz rising at 3.890ns
  Clock Uncertainty:    0.116ns

  Clock Uncertainty:          0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.220ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4 to main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y7.AQ        Tcko                  0.447   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<7>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_4
    SLICE_X3Y5.D3        net (fanout=2)        0.512   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<4>
    SLICE_X3Y5.D         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o11
    SLICE_X3Y6.A6        net (fanout=1)        0.340   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o1
    SLICE_X3Y6.A         Tilo                  0.259   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/r_po4_ht_pwm_sync2<0>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o13
    SLICE_X1Y7.B1        net (fanout=2)        0.614   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/GND_107_o_pri_gate_ctrl.sec_pwm_cntr[11]_LessThan_29_o
    SLICE_X1Y7.BMUX      Tilo                  0.313   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_dt_dly<6>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv1
    SLICE_X2Y6.CE        net (fanout=3)        0.475   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/_n0152_inv
    SLICE_X2Y6.CLK       Tceck                 0.331   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr<3>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/pri_gate_ctrl.sec_pwm_cntr_0
    -------------------------------------------------  ---------------------------
    Total                                      3.550ns (1.609ns logic, 1.941ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_core_clocks_core_clocks_clkout0 = PERIOD TIMEGRP
        "core_clocks_core_clocks_clkout0" TS_xclk32mhz / 8 HIGH 50%
        INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_2 (SLICE_X18Y9.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_voltage_control/so_sign18_pi_out_2 (FF)
  Destination:          main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.214ns (0.860 - 0.646)
  Source Clock:         clk_128mhz rising at 0.000ns
  Destination Clock:    clk_256mhz rising at 0.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_voltage_control/so_sign18_pi_out_2 to main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y9.CQ       Tcko                  0.198   main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_voltage_control/so_sign18_pi_out<3>
                                                       main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_voltage_control/so_sign18_pi_out_2
    SLICE_X18Y9.B5       net (fanout=3)        0.202   main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_voltage_control/so_sign18_pi_out<2>
    SLICE_X18Y9.CLK      Tah         (-Th)    -0.131   main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase<5>
                                                       main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/Mmux_GND_64_o_ri_dhb_ctrl_s16_phase[15]_mux_3_OUT91
                                                       main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/s16_sec_phase_2
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.329ns logic, 0.202ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_carrier_3 (SLICE_X10Y18.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn (FF)
  Destination:          main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_carrier_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.885 - 0.690)
  Source Clock:         clk_128mhz rising at 0.000ns
  Destination Clock:    clk_256mhz rising at 0.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn to main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_carrier_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y14.BQ       Tcko                  0.198   main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn
    SLICE_X10Y18.CE      net (fanout=28)       0.528   main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn
    SLICE_X10Y18.CLK     Tckce       (-Th)     0.108   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_carrier<3>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_carrier_3
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.090ns logic, 0.528ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_deadtime_6 (SLICE_X5Y13.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn (FF)
  Destination:          main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_deadtime_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.644ns (Levels of Logic = 1)
  Clock Path Skew:      0.219ns (0.909 - 0.690)
  Source Clock:         clk_128mhz rising at 0.000ns
  Destination Clock:    clk_256mhz rising at 0.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.250ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn to main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_deadtime_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y14.BQ       Tcko                  0.198   main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn
    SLICE_X5Y13.D4       net (fanout=28)       0.291   main_system_control/system_data_control/supply_ctrl_layer/heater_control/r_si_rstn
    SLICE_X5Y13.CLK      Tah         (-Th)    -0.155   main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_deadtime<9>
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/Mmux_st_startup[1]_GND_107_o_mux_15_OUT91
                                                       main_system_control/system_data_control/supply_ctrl_layer/heater_control/llc_modulator/u12_deadtime_6
    -------------------------------------------------  ---------------------------
    Total                                      0.644ns (0.353ns logic, 0.291ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_core_clocks_core_clocks_clkout0 = PERIOD TIMEGRP
        "core_clocks_core_clocks_clkout0" TS_xclk32mhz / 8 HIGH 50%
        INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 2.160ns (period - min period limit)
  Period: 3.890ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: core_clocks/core_clocks/clkout1_buf/I0
  Logical resource: core_clocks/core_clocks/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: core_clocks/core_clocks/clkout0
--------------------------------------------------------------------------------
Slack: 3.460ns (period - min period limit)
  Period: 3.890ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/u12_sec_carrier<3>/CLK
  Logical resource: main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/u12_sec_carrier_0/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: clk_256mhz
--------------------------------------------------------------------------------
Slack: 3.460ns (period - min period limit)
  Period: 3.890ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/u12_sec_carrier<3>/CLK
  Logical resource: main_system_control/system_data_control/supply_ctrl_layer/dhb_ctrl/dhb_modulator/u12_sec_carrier_1/CK
  Location pin: SLICE_X8Y4.CLK
  Clock network: clk_256mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_xclk32mhz
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_xclk32mhz                   |     31.125ns|     10.000ns|     30.320ns|            0|            0|            0|        72748|
| TS_core_clocks_core_clocks_clk|      7.781ns|      6.823ns|          N/A|            0|            0|        68517|            0|
| out1                          |             |             |             |             |             |             |             |
| TS_core_clocks_core_clocks_clk|      3.891ns|      3.790ns|          N/A|            0|            0|         4231|            0|
| out0                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock xclk32mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
xclk32mhz      |    6.823|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 72748 paths, 0 nets, and 5251 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jul 27 00:50:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



