Reading timing models for corner min_ff_n40C_5v50…
Reading cell library for the 'min_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/51-openroad-fillinsertion/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/signoff.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.1
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'min_ff_n40C_5v50' corner at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/53-openroad-rcx/min/tiny_tonegen.min.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================

Startpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000307    0.355171 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.014688    0.129135    0.473693    0.828864 v _650_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.129135    0.000272    0.829136 v _370_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004759    0.173016    0.132917    0.962053 ^ _370_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _139_ (net)
                      0.173016    0.000048    0.962102 ^ _371_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003474    0.105752    0.086297    1.048399 v _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.105752    0.000034    1.048432 v _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.048432   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000307    0.355171 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455171   clock uncertainty
                                  0.000000    0.455171   clock reconvergence pessimism
                                  0.086138    0.541309   library hold time
                                              0.541309   data required time
---------------------------------------------------------------------------------------------
                                              0.541309   data required time
                                             -1.048432   data arrival time
---------------------------------------------------------------------------------------------
                                              0.507124   slack (MET)


Startpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000359    0.353788 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.017578    0.145363    0.486109    0.839897 v _648_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.145366    0.000437    0.840334 v _365_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.006380    0.179917    0.143713    0.984046 ^ _365_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _136_ (net)
                      0.179917    0.000132    0.984179 ^ _366_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003680    0.140757    0.114905    1.099084 v _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.140757    0.000037    1.099121 v _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.099121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000359    0.353788 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.453788   clock uncertainty
                                  0.000000    0.453788   clock reconvergence pessimism
                                  0.079512    0.533300   library hold time
                                              0.533300   data required time
---------------------------------------------------------------------------------------------
                                              0.533300   data required time
                                             -1.099121   data arrival time
---------------------------------------------------------------------------------------------
                                              0.565820   slack (MET)


Startpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000148    0.355012 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.024001    0.183339    0.513329    0.868341 v _647_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.183339    0.000153    0.868495 v _362_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.006514    0.193686    0.191261    1.059756 ^ _362_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _134_ (net)
                      0.193686    0.000135    1.059892 ^ _363_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004737    0.120742    0.097957    1.157848 v _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.120742    0.000094    1.157943 v _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.157943   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000148    0.355012 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455012   clock uncertainty
                                  0.000000    0.455012   clock reconvergence pessimism
                                  0.083439    0.538451   library hold time
                                              0.538451   data required time
---------------------------------------------------------------------------------------------
                                              0.538451   data required time
                                             -1.157943   data arrival time
---------------------------------------------------------------------------------------------
                                              0.619492   slack (MET)


Startpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000313    0.355177 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.032841    0.387373    0.713233    1.068410 ^ _646_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.387374    0.000411    1.068821 ^ _361_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006771    0.160529    0.104895    1.173716 v _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.160529    0.000153    1.173869 v _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.173869   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000313    0.355177 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455177   clock uncertainty
                                  0.000000    0.455177   clock reconvergence pessimism
                                  0.076274    0.531451   library hold time
                                              0.531451   data required time
---------------------------------------------------------------------------------------------
                                              0.531451   data required time
                                             -1.173869   data arrival time
---------------------------------------------------------------------------------------------
                                              0.642418   slack (MET)


Startpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000332    0.353761 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.018393    0.149973    0.489650    0.843411 v _649_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.149975    0.000324    0.843735 v _368_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.003167    0.091544    0.238941    1.082676 v _368_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _138_ (net)
                      0.091544    0.000030    1.082706 v _369_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003350    0.074179    0.215390    1.298096 v _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.074179    0.000032    1.298128 v _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.298128   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000332    0.353761 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.453761   clock uncertainty
                                  0.000000    0.453761   clock reconvergence pessimism
                                  0.092226    0.545988   library hold time
                                              0.545988   data required time
---------------------------------------------------------------------------------------------
                                              0.545988   data required time
                                             -1.298128   data arrival time
---------------------------------------------------------------------------------------------
                                              0.752140   slack (MET)


Startpoint: _653_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061330    0.000365    0.355229 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004530    0.106147    0.531511    0.886741 ^ _653_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.106147    0.000043    0.886784 ^ _357_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.008464    0.126727    0.110425    0.997209 v _357_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _130_ (net)
                      0.126727    0.000208    0.997417 v _358_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.014467    0.265928    0.195781    1.193198 ^ _358_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _131_ (net)
                      0.265928    0.000123    1.193321 ^ _413_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.003809    0.109575    0.072673    1.265994 v _413_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _169_ (net)
                      0.109575    0.000040    1.266034 v _414_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004032    0.070530    0.173972    1.440006 v _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.070530    0.000043    1.440049 v _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.440049   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000153    0.353582 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.453582   clock uncertainty
                                  0.000000    0.453582   clock reconvergence pessimism
                                  0.092999    0.546581   library hold time
                                              0.546581   data required time
---------------------------------------------------------------------------------------------
                                              0.546581   data required time
                                             -1.440049   data arrival time
---------------------------------------------------------------------------------------------
                                              0.893468   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341442    0.003865    4.460210 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078526    0.233917    0.326440    4.786650 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.233973    0.001958    4.788609 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.788609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061330    0.000388    0.355253 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455253   clock uncertainty
                                  0.000000    0.455253   clock reconvergence pessimism
                                  0.224129    0.679381   library removal time
                                              0.679381   data required time
---------------------------------------------------------------------------------------------
                                              0.679381   data required time
                                             -4.788609   data arrival time
---------------------------------------------------------------------------------------------
                                              4.109228   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259802    0.003601    4.802152 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802152   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000313    0.355177 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455177   clock uncertainty
                                  0.000000    0.455177   clock reconvergence pessimism
                                  0.225476    0.680653   library removal time
                                              0.680653   data required time
---------------------------------------------------------------------------------------------
                                              0.680653   data required time
                                             -4.802152   data arrival time
---------------------------------------------------------------------------------------------
                                              4.121499   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259836    0.004025    4.802576 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802576   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000148    0.355012 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455012   clock uncertainty
                                  0.000000    0.455012   clock reconvergence pessimism
                                  0.225478    0.680490   library removal time
                                              0.680490   data required time
---------------------------------------------------------------------------------------------
                                              0.680490   data required time
                                             -4.802576   data arrival time
---------------------------------------------------------------------------------------------
                                              4.122087   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259868    0.004397    4.802948 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061330    0.000387    0.355251 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455251   clock uncertainty
                                  0.000000    0.455251   clock reconvergence pessimism
                                  0.225479    0.680731   library removal time
                                              0.680731   data required time
---------------------------------------------------------------------------------------------
                                              0.680731   data required time
                                             -4.802948   data arrival time
---------------------------------------------------------------------------------------------
                                              4.122218   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259866    0.004375    4.802926 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802926   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061330    0.000365    0.355229 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455229   clock uncertainty
                                  0.000000    0.455229   clock reconvergence pessimism
                                  0.225479    0.680709   library removal time
                                              0.680709   data required time
---------------------------------------------------------------------------------------------
                                              0.680709   data required time
                                             -4.802926   data arrival time
---------------------------------------------------------------------------------------------
                                              4.122217   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259862    0.004324    4.802875 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802875   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723    0.205867 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997    0.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000307    0.355171 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.455171   clock uncertainty
                                  0.000000    0.455171   clock reconvergence pessimism
                                  0.225479    0.680650   library removal time
                                              0.680650   data required time
---------------------------------------------------------------------------------------------
                                              0.680650   data required time
                                             -4.802875   data arrival time
---------------------------------------------------------------------------------------------
                                              4.122225   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341303    0.000288    4.456634 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.037775    0.433957    0.368076    4.824710 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.433968    0.001215    4.825924 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085045    0.250739    0.350170    5.176094 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.250847    0.002951    5.179045 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179045   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000332    0.353761 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.453761   clock uncertainty
                                  0.000000    0.453761   clock reconvergence pessimism
                                  0.224807    0.678568   library removal time
                                              0.678568   data required time
---------------------------------------------------------------------------------------------
                                              0.678568   data required time
                                             -5.179045   data arrival time
---------------------------------------------------------------------------------------------
                                              4.500477   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341303    0.000288    4.456634 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.037775    0.433957    0.368076    4.824710 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.433968    0.001215    4.825924 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085045    0.250739    0.350170    5.176094 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.250853    0.003056    5.179150 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179150   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000359    0.353788 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.453788   clock uncertainty
                                  0.000000    0.453788   clock reconvergence pessimism
                                  0.224807    0.678596   library removal time
                                              0.678596   data required time
---------------------------------------------------------------------------------------------
                                              0.678596   data required time
                                             -5.179150   data arrival time
---------------------------------------------------------------------------------------------
                                              4.500554   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341303    0.000288    4.456634 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.037775    0.433957    0.368076    4.824710 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.433968    0.001215    4.825924 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085045    0.250739    0.350170    5.176094 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.250852    0.003036    5.179130 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179130   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.025904    0.090905    0.044305    0.044305 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000    0.044305 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840    0.205144 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677    0.205821 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608    0.353429 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000153    0.353582 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.100000    0.453582   clock uncertainty
                                  0.000000    0.453582   clock reconvergence pessimism
                                  0.224807    0.678390   library removal time
                                              0.678390   data required time
---------------------------------------------------------------------------------------------
                                              0.678390   data required time
                                             -5.179130   data arrival time
---------------------------------------------------------------------------------------------
                                              4.500741   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341303    0.000288    4.456634 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.037775    0.433957    0.368076    4.824710 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.433968    0.001215    4.825924 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085045    0.250739    0.350170    5.176094 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.250852    0.003036    5.179130 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179130   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677   20.205822 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608   20.353430 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000153   20.353582 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.253582   clock uncertainty
                                  0.000000   20.253582   clock reconvergence pessimism
                                  0.104480   20.358063   library recovery time
                                             20.358063   data required time
---------------------------------------------------------------------------------------------
                                             20.358063   data required time
                                             -5.179130   data arrival time
---------------------------------------------------------------------------------------------
                                             15.178932   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _648_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341303    0.000288    4.456634 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.037775    0.433957    0.368076    4.824710 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.433968    0.001215    4.825924 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085045    0.250739    0.350170    5.176094 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.250853    0.003056    5.179150 ^ _648_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179150   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677   20.205822 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608   20.353430 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000359   20.353788 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.253788   clock uncertainty
                                  0.000000   20.253788   clock reconvergence pessimism
                                  0.104479   20.358269   library recovery time
                                             20.358269   data required time
---------------------------------------------------------------------------------------------
                                             20.358269   data required time
                                             -5.179150   data arrival time
---------------------------------------------------------------------------------------------
                                             15.179119   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _649_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341303    0.000288    4.456634 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.037775    0.433957    0.368076    4.824710 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.433968    0.001215    4.825924 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085045    0.250739    0.350170    5.176094 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.250847    0.002951    5.179045 ^ _649_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179045   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677   20.205822 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608   20.353430 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000332   20.353762 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.253761   clock uncertainty
                                  0.000000   20.253761   clock reconvergence pessimism
                                  0.104481   20.358242   library recovery time
                                             20.358242   data required time
---------------------------------------------------------------------------------------------
                                             20.358242   data required time
                                             -5.179045   data arrival time
---------------------------------------------------------------------------------------------
                                             15.179197   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004938    0.083437    0.033202    4.033202 ^ ena (in)
                                                         ena (net)
                      0.083437    0.000000    4.033202 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014933    0.188458    0.198392    4.231594 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.188458    0.000211    4.231805 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028480    0.297293    0.219619    4.451424 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.297296    0.000580    4.452004 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003680    0.234614    0.196973    4.648977 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.234614    0.000037    4.649014 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.649014   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677   20.205822 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608   20.353430 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000359   20.353788 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.253788   clock uncertainty
                                  0.000000   20.253788   clock reconvergence pessimism
                                 -0.217467   20.036322   library setup time
                                             20.036322   data required time
---------------------------------------------------------------------------------------------
                                             20.036322   data required time
                                             -4.649014   data arrival time
---------------------------------------------------------------------------------------------
                                             15.387308   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _646_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004938    0.083437    0.033202    4.033202 ^ ena (in)
                                                         ena (net)
                      0.083437    0.000000    4.033202 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014933    0.188458    0.198392    4.231594 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.188458    0.000211    4.231805 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028480    0.297293    0.219619    4.451424 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.297302    0.000929    4.452353 v _361_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.006771    0.217629    0.181897    4.634250 ^ _361_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.217629    0.000153    4.634403 ^ _646_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.634403   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723   20.205868 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997   20.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000313   20.355177 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255178   clock uncertainty
                                  0.000000   20.255178   clock reconvergence pessimism
                                 -0.214471   20.040707   library setup time
                                             20.040707   data required time
---------------------------------------------------------------------------------------------
                                             20.040707   data required time
                                             -4.634403   data arrival time
---------------------------------------------------------------------------------------------
                                             15.406304   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _647_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004938    0.083437    0.033202    4.033202 ^ ena (in)
                                                         ena (net)
                      0.083437    0.000000    4.033202 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014933    0.188458    0.198392    4.231594 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.188458    0.000211    4.231805 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028480    0.297293    0.219619    4.451424 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.297302    0.000901    4.452325 v _363_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004737    0.181732    0.172656    4.624981 ^ _363_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.181732    0.000094    4.625075 ^ _647_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.625075   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723   20.205868 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997   20.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000147   20.355013 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255013   clock uncertainty
                                  0.000000   20.255013   clock reconvergence pessimism
                                 -0.207800   20.047213   library setup time
                                             20.047213   data required time
---------------------------------------------------------------------------------------------
                                             20.047213   data required time
                                             -4.625075   data arrival time
---------------------------------------------------------------------------------------------
                                             15.422137   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _650_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004938    0.083437    0.033202    4.033202 ^ ena (in)
                                                         ena (net)
                      0.083437    0.000000    4.033202 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014933    0.188458    0.198392    4.231594 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.188458    0.000211    4.231805 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028480    0.297293    0.219619    4.451424 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.297302    0.000942    4.452366 v _371_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003474    0.162281    0.158002    4.610367 ^ _371_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.162281    0.000034    4.610401 ^ _650_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.610401   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723   20.205868 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997   20.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000306   20.355171 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255171   clock uncertainty
                                  0.000000   20.255171   clock reconvergence pessimism
                                 -0.204185   20.050985   library setup time
                                             20.050985   data required time
---------------------------------------------------------------------------------------------
                                             20.050985   data required time
                                             -4.610401   data arrival time
---------------------------------------------------------------------------------------------
                                             15.440584   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _649_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004938    0.083437    0.033202    4.033202 ^ ena (in)
                                                         ena (net)
                      0.083437    0.000000    4.033202 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014933    0.188458    0.198392    4.231594 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.188458    0.000187    4.231781 ^ _369_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003350    0.110552    0.273439    4.505220 ^ _369_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.110552    0.000032    4.505252 ^ _649_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.505252   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677   20.205822 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608   20.353430 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000332   20.353762 ^ _649_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.253761   clock uncertainty
                                  0.000000   20.253761   clock reconvergence pessimism
                                 -0.195003   20.058760   library setup time
                                             20.058760   data required time
---------------------------------------------------------------------------------------------
                                             20.058760   data required time
                                             -4.505252   data arrival time
---------------------------------------------------------------------------------------------
                                             15.553508   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _650_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259862    0.004324    4.802875 ^ _650_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802875   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723   20.205868 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997   20.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000306   20.355171 ^ _650_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255171   clock uncertainty
                                  0.000000   20.255171   clock reconvergence pessimism
                                  0.103382   20.358553   library recovery time
                                             20.358553   data required time
---------------------------------------------------------------------------------------------
                                             20.358553   data required time
                                             -4.802875   data arrival time
---------------------------------------------------------------------------------------------
                                             15.555678   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _652_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259868    0.004397    4.802948 ^ _652_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802948   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723   20.205868 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997   20.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061330    0.000387   20.355253 ^ _652_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255253   clock uncertainty
                                  0.000000   20.255253   clock reconvergence pessimism
                                  0.103381   20.358635   library recovery time
                                             20.358635   data required time
---------------------------------------------------------------------------------------------
                                             20.358635   data required time
                                             -4.802948   data arrival time
---------------------------------------------------------------------------------------------
                                             15.555685   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _653_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259866    0.004375    4.802926 ^ _653_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802926   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723   20.205868 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997   20.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061330    0.000364   20.355228 ^ _653_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255230   clock uncertainty
                                  0.000000   20.255230   clock reconvergence pessimism
                                  0.103382   20.358612   library recovery time
                                             20.358612   data required time
---------------------------------------------------------------------------------------------
                                             20.358612   data required time
                                             -4.802926   data arrival time
---------------------------------------------------------------------------------------------
                                             15.555685   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _647_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259836    0.004025    4.802576 ^ _647_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802576   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723   20.205868 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997   20.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000147   20.355013 ^ _647_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255013   clock uncertainty
                                  0.000000   20.255013   clock reconvergence pessimism
                                  0.103387   20.358400   library recovery time
                                             20.358400   data required time
---------------------------------------------------------------------------------------------
                                             20.358400   data required time
                                             -4.802576   data arrival time
---------------------------------------------------------------------------------------------
                                             15.555823   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _646_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341391    0.003069    4.459414 ^ fanout27/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.089038    0.259637    0.339137    4.798551 ^ fanout27/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net27 (net)
                      0.259802    0.003601    4.802152 ^ _646_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.802152   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723   20.205868 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997   20.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061329    0.000313   20.355177 ^ _646_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255178   clock uncertainty
                                  0.000000   20.255178   clock reconvergence pessimism
                                  0.103393   20.358570   library recovery time
                                             20.358570   data required time
---------------------------------------------------------------------------------------------
                                             20.358570   data required time
                                             -4.802152   data arrival time
---------------------------------------------------------------------------------------------
                                             15.556418   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _651_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341442    0.003865    4.460210 ^ fanout28/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
    10    0.078526    0.233917    0.326440    4.786650 ^ fanout28/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_3)
                                                         net28 (net)
                      0.233973    0.001958    4.788609 ^ _651_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.788609   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000723   20.205868 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     6    0.027962    0.061329    0.148997   20.354864 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.061330    0.000387   20.355253 ^ _651_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.255253   clock uncertainty
                                  0.000000   20.255253   clock reconvergence pessimism
                                  0.108157   20.363409   library recovery time
                                             20.363409   data required time
---------------------------------------------------------------------------------------------
                                             20.363409   data required time
                                             -4.788609   data arrival time
---------------------------------------------------------------------------------------------
                                             15.574800   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _642_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004938    0.083437    0.033202    4.033202 ^ ena (in)
                                                         ena (net)
                      0.083437    0.000000    4.033202 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014933    0.188458    0.198392    4.231594 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.188458    0.000187    4.231781 ^ _414_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.004032    0.090241    0.188165    4.419947 ^ _414_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.090241    0.000043    4.419990 ^ _642_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.419990   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677   20.205822 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608   20.353430 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000153   20.353582 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.253582   clock uncertainty
                                  0.000000   20.253582   clock reconvergence pessimism
                                 -0.191134   20.062449   library setup time
                                             20.062449   data required time
---------------------------------------------------------------------------------------------
                                             20.062449   data required time
                                             -4.419990   data arrival time
---------------------------------------------------------------------------------------------
                                             15.642458   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ff_n40C_5v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _642_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004178    0.075465    0.028133    4.028132 ^ rst_n (in)
                                                         rst_n (net)
                      0.075465    0.000000    4.028132 ^ input10/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     1    0.006077    0.097478    0.141121    4.169254 ^ input10/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net10 (net)
                      0.097478    0.000120    4.169374 ^ fanout34/I (gf180mcu_fd_sc_mcu7t5v0__buf_2)
     6    0.059988    0.341303    0.286971    4.456345 ^ fanout34/Z (gf180mcu_fd_sc_mcu7t5v0__buf_2)
                                                         net34 (net)
                      0.341303    0.000288    4.456634 ^ fanout33/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.037775    0.433957    0.368076    4.824710 ^ fanout33/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                                                         net33 (net)
                      0.433968    0.001215    4.825924 ^ fanout31/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
    10    0.085045    0.250739    0.350170    5.176094 ^ fanout31/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_4)
                                                         net31 (net)
                      0.250852    0.003036    5.179130 ^ _642_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.179130   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677   20.205822 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608   20.353430 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000153   20.353582 ^ _642_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.253582   clock uncertainty
                                  0.000000   20.253582   clock reconvergence pessimism
                                  0.104480   20.358063   library recovery time
                                             20.358063   data required time
---------------------------------------------------------------------------------------------
                                             20.358063   data required time
                                             -5.179130   data arrival time
---------------------------------------------------------------------------------------------
                                             15.178932   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _648_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     1    0.004938    0.083437    0.033202    4.033202 ^ ena (in)
                                                         ena (net)
                      0.083437    0.000000    4.033202 ^ input9/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     3    0.014933    0.188458    0.198392    4.231594 ^ input9/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                                                         net9 (net)
                      0.188458    0.000211    4.231805 ^ _360_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.028480    0.297293    0.219619    4.451424 v _360_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _133_ (net)
                      0.297296    0.000580    4.452004 v _366_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003680    0.234614    0.196973    4.648977 ^ _366_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.234614    0.000037    4.649014 ^ _648_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.649014   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
     1    0.025904    0.090905    0.044304   20.044304 ^ clk (in)
                                                         clk (net)
                      0.090906    0.000000   20.044304 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     2    0.047167    0.072090    0.160840   20.205145 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.072092    0.000677   20.205822 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
     4    0.025235    0.059494    0.147608   20.353430 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.059495    0.000359   20.353788 ^ _648_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.100000   20.253788   clock uncertainty
                                  0.000000   20.253788   clock reconvergence pessimism
                                 -0.217467   20.036322   library setup time
                                             20.036322   data required time
---------------------------------------------------------------------------------------------
                                             20.036322   data required time
                                             -4.649014   data arrival time
---------------------------------------------------------------------------------------------
                                             15.387308   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:min_ff_n40C_5v50 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:min_ff_n40C_5v50 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:min_ff_n40C_5v50 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 80 unclocked register/latch pins.
  _625_/CLK
  _626_/CLK
  _627_/CLK
  _628_/CLK
  _629_/CLK
  _630_/CLK
  _631_/CLK
  _632_/CLK
  _633_/CLK
  _634_/CLK
  _635_/CLK
  _636_/CLK
  _637_/CLK
  _638_/CLK
  _639_/CLK
  _640_/CLK
  _641_/CLK
  _643_/CLK
  _644_/CLK
  _645_/CLK
  _654_/CLK
  _655_/CLK
  _656_/CLK
  _657_/CLK
  _658_/CLK
  _659_/CLK
  _660_/CLK
  _661_/CLK
  _662_/CLK
  _663_/CLK
  _664_/CLK
  _665_/CLK
  _666_/CLK
  _667_/CLK
  _668_/CLK
  _669_/CLK
  _670_/CLK
  _671_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _682_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _686_/CLK
  _687_/CLK
  _688_/CLK
  _689_/CLK
  _690_/CLK
  _691_/CLK
  _692_/CLK
  _693_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
Warning: There are 84 unconstrained endpoints.
  signal_bit_out
  _625_/D
  _626_/D
  _627_/D
  _628_/D
  _629_/D
  _630_/D
  _631_/D
  _632_/D
  _633_/D
  _634_/D
  _635_/D
  _636_/D
  _637_/D
  _638_/D
  _639_/D
  _640_/D
  _641_/D
  _643_/D
  _644_/D
  _645_/D
  _651_/D
  _652_/D
  _653_/D
  _654_/D
  _655_/D
  _656_/D
  _657_/D
  _658_/D
  _659_/D
  _660_/D
  _661_/D
  _662_/D
  _663_/D
  _664_/D
  _665_/D
  _666_/D
  _667_/D
  _668_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _682_/D
  _683_/D
  _684_/D
  _685_/D
  _686_/D
  _687_/D
  _688_/D
  _689_/D
  _690_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= min_ff_n40C_5v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.260670e-03 5.052429e-04 4.323126e-08 1.765956e-03  59.0%
Combinational        2.754448e-04 1.526125e-04 5.152357e-08 4.281088e-04  14.3%
Clock                6.468609e-04 1.517998e-04 6.018273e-08 7.987209e-04  26.7%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                2.182976e-03 8.096551e-04 1.549375e-07 2.992786e-03 100.0%
                            72.9%        27.1%         0.0%
%OL_METRIC_F power__internal__total 0.0021829756442457438
%OL_METRIC_F power__switching__total 0.0008096550591289997
%OL_METRIC_F power__leakage__total 1.549374530895875e-7
%OL_METRIC_F power__total 0.0029927855357527733

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:min_ff_n40C_5v50 -0.10141564264317908
======================= min_ff_n40C_5v50 Corner ===================================

Clock clk
0.353761 source latency _649_/CLK ^
-0.355177 target latency _646_/CLK ^
-0.100000 clock uncertainty
0.000000 CRPR
--------------
-0.101416 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:min_ff_n40C_5v50 0.10167046659011308
======================= min_ff_n40C_5v50 Corner ===================================

Clock clk
0.355253 source latency _651_/CLK ^
-0.353582 target latency _642_/CLK ^
0.100000 clock uncertainty
0.000000 CRPR
--------------
0.101670 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:min_ff_n40C_5v50 0.5071237462389806
min_ff_n40C_5v50: 0.5071237462389806
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:min_ff_n40C_5v50 15.178932318471036
min_ff_n40C_5v50: 15.178932318471036
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:min_ff_n40C_5v50 0.0
min_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:min_ff_n40C_5v50 0.0
min_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:min_ff_n40C_5v50 0
min_ff_n40C_5v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:min_ff_n40C_5v50 0.0
min_ff_n40C_5v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:min_ff_n40C_5v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:min_ff_n40C_5v50 0.507124
%OL_METRIC_I timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50 0
%OL_METRIC_I timing__setup_vio__count__corner:min_ff_n40C_5v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:min_ff_n40C_5v50 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.353582         network latency _642_/CLK
        2.066662 network latency _689_/CLK
---------------
0.353582 2.066662 latency
        1.713079 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.209750         network latency _667_/CLK
        1.851597 network latency _689_/CLK
---------------
1.209750 1.851597 latency
        0.641848 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.324149         network latency _642_/CLK
        0.325907 network latency _651_/CLK
---------------
0.324149 0.325907 latency
        0.001759 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.43 fmax = 411.52
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the min_ff_n40C_5v50 corner to /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/54-openroad-stapostpnr/min_ff_n40C_5v50/tiny_tonegen__min_ff_n40C_5v50.lib…
