

================================================================
== Vitis HLS Report for 'node15'
================================================================
* Date:           Wed Oct  2 17:42:29 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_MultiHeadSelfAttention1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.764 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1027|     1027|  3.420 us|  3.420 us|  1027|  1027|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop87_loop88  |     1025|     1025|         6|          4|          1|   256|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      108|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|      320|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1236|    -|
|Register             |        -|     -|     1067|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1067|     1664|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U623  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U624  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U625  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U626  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U627  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U628  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U629  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U630  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U631  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U632  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U633  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U634  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U635  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U636  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U637  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    |sparsemux_9_2_32_1_1_U638  |sparsemux_9_2_32_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0| 320|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln579_1_fu_1794_p2            |         +|   0|  0|  16|           9|           1|
    |add_ln579_fu_1806_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln580_fu_1948_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln586_fu_2155_p2              |         +|   0|  0|  12|           4|           4|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_922                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln579_fu_1788_p2             |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln580_fu_1812_p2             |      icmp|   0|  0|  12|           4|           5|
    |ap_block_state6_pp0_stage1_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln586_fu_1920_p2               |        or|   0|  0|   3|           2|           3|
    |select_ln579_1_fu_1826_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln579_fu_1818_p3           |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln586_fu_1892_p2              |       xor|   0|  0|   3|           2|           3|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 108|          47|          41|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_v198_load            |   9|          2|    6|         12|
    |ap_sig_allocacmp_v199_load            |   9|          2|    4|          8|
    |indvar_flatten_fu_190                 |   9|          2|    9|         18|
    |v195_0_0_address0                     |  26|          5|    9|         45|
    |v195_0_0_address1                     |  26|          5|    9|         45|
    |v195_0_1_address0                     |  26|          5|    9|         45|
    |v195_0_1_address1                     |  26|          5|    9|         45|
    |v195_0_2_address0                     |  26|          5|    9|         45|
    |v195_0_2_address1                     |  26|          5|    9|         45|
    |v195_0_3_address0                     |  26|          5|    9|         45|
    |v195_0_3_address1                     |  26|          5|    9|         45|
    |v195_0_4_address0                     |  26|          5|    9|         45|
    |v195_0_4_address1                     |  26|          5|    9|         45|
    |v195_0_5_address0                     |  26|          5|    9|         45|
    |v195_0_5_address1                     |  26|          5|    9|         45|
    |v195_0_6_address0                     |  26|          5|    9|         45|
    |v195_0_6_address1                     |  26|          5|    9|         45|
    |v195_0_7_address0                     |  26|          5|    9|         45|
    |v195_0_7_address1                     |  26|          5|    9|         45|
    |v195_1_0_address0                     |  26|          5|    9|         45|
    |v195_1_0_address1                     |  26|          5|    9|         45|
    |v195_1_1_address0                     |  26|          5|    9|         45|
    |v195_1_1_address1                     |  26|          5|    9|         45|
    |v195_1_2_address0                     |  26|          5|    9|         45|
    |v195_1_2_address1                     |  26|          5|    9|         45|
    |v195_1_3_address0                     |  26|          5|    9|         45|
    |v195_1_3_address1                     |  26|          5|    9|         45|
    |v195_1_4_address0                     |  26|          5|    9|         45|
    |v195_1_4_address1                     |  26|          5|    9|         45|
    |v195_1_5_address0                     |  26|          5|    9|         45|
    |v195_1_5_address1                     |  26|          5|    9|         45|
    |v195_1_6_address0                     |  26|          5|    9|         45|
    |v195_1_6_address1                     |  26|          5|    9|         45|
    |v195_1_7_address0                     |  26|          5|    9|         45|
    |v195_1_7_address1                     |  26|          5|    9|         45|
    |v198_fu_186                           |   9|          2|    6|         12|
    |v199_fu_182                           |   9|          2|    4|          8|
    |v353_0_0_0_blk_n                      |   9|          2|    1|          2|
    |v353_0_0_1_blk_n                      |   9|          2|    1|          2|
    |v353_0_1_0_blk_n                      |   9|          2|    1|          2|
    |v353_0_1_1_blk_n                      |   9|          2|    1|          2|
    |v353_1_0_0_blk_n                      |   9|          2|    1|          2|
    |v353_1_0_1_blk_n                      |   9|          2|    1|          2|
    |v353_1_1_0_blk_n                      |   9|          2|    1|          2|
    |v353_1_1_1_blk_n                      |   9|          2|    1|          2|
    |v353_2_0_0_blk_n                      |   9|          2|    1|          2|
    |v353_2_0_1_blk_n                      |   9|          2|    1|          2|
    |v353_2_1_0_blk_n                      |   9|          2|    1|          2|
    |v353_2_1_1_blk_n                      |   9|          2|    1|          2|
    |v353_3_0_0_blk_n                      |   9|          2|    1|          2|
    |v353_3_0_1_blk_n                      |   9|          2|    1|          2|
    |v353_3_1_0_blk_n                      |   9|          2|    1|          2|
    |v353_3_1_1_blk_n                      |   9|          2|    1|          2|
    |v353_4_0_0_blk_n                      |   9|          2|    1|          2|
    |v353_4_0_1_blk_n                      |   9|          2|    1|          2|
    |v353_4_1_0_blk_n                      |   9|          2|    1|          2|
    |v353_4_1_1_blk_n                      |   9|          2|    1|          2|
    |v353_5_0_0_blk_n                      |   9|          2|    1|          2|
    |v353_5_0_1_blk_n                      |   9|          2|    1|          2|
    |v353_5_1_0_blk_n                      |   9|          2|    1|          2|
    |v353_5_1_1_blk_n                      |   9|          2|    1|          2|
    |v353_6_0_0_blk_n                      |   9|          2|    1|          2|
    |v353_6_0_1_blk_n                      |   9|          2|    1|          2|
    |v353_6_1_0_blk_n                      |   9|          2|    1|          2|
    |v353_6_1_1_blk_n                      |   9|          2|    1|          2|
    |v353_7_0_0_blk_n                      |   9|          2|    1|          2|
    |v353_7_0_1_blk_n                      |   9|          2|    1|          2|
    |v353_7_1_0_blk_n                      |   9|          2|    1|          2|
    |v353_7_1_1_blk_n                      |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |1236|        249|  363|       1593|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln579_reg_2586          |   1|   0|    1|          0|
    |indvar_flatten_fu_190        |   9|   0|    9|          0|
    |lshr_ln_reg_2626             |   2|   0|    2|          0|
    |or_ln586_3_reg_2977          |   1|   0|    2|          1|
    |or_ln586_reg_2772            |   1|   0|    2|          1|
    |tmp_reg_2638                 |   1|   0|    1|          0|
    |trunc_ln580_1_reg_2606       |   2|   0|    2|          0|
    |trunc_ln580_reg_2590         |   5|   0|    5|          0|
    |v198_fu_186                  |   6|   0|    6|          0|
    |v199_fu_182                  |   4|   0|    4|          0|
    |v203_10_reg_3032             |  32|   0|   32|          0|
    |v203_11_reg_3037             |  32|   0|   32|          0|
    |v203_12_reg_3042             |  32|   0|   32|          0|
    |v203_13_reg_3047             |  32|   0|   32|          0|
    |v203_14_reg_3052             |  32|   0|   32|          0|
    |v203_15_reg_3057             |  32|   0|   32|          0|
    |v203_16_reg_3222             |  32|   0|   32|          0|
    |v203_17_reg_3227             |  32|   0|   32|          0|
    |v203_18_reg_3232             |  32|   0|   32|          0|
    |v203_19_reg_3237             |  32|   0|   32|          0|
    |v203_1_reg_2822              |  32|   0|   32|          0|
    |v203_20_reg_3422             |  32|   0|   32|          0|
    |v203_21_reg_3282             |  32|   0|   32|          0|
    |v203_22_reg_3427             |  32|   0|   32|          0|
    |v203_23_reg_3287             |  32|   0|   32|          0|
    |v203_24_reg_3292             |  32|   0|   32|          0|
    |v203_25_reg_3432             |  32|   0|   32|          0|
    |v203_26_reg_3337             |  32|   0|   32|          0|
    |v203_27_reg_3437             |  32|   0|   32|          0|
    |v203_28_reg_3442             |  32|   0|   32|          0|
    |v203_29_reg_3447             |  32|   0|   32|          0|
    |v203_2_reg_2827              |  32|   0|   32|          0|
    |v203_30_reg_3452             |  32|   0|   32|          0|
    |v203_31_reg_3457             |  32|   0|   32|          0|
    |v203_3_reg_2832              |  32|   0|   32|          0|
    |v203_4_reg_2837              |  32|   0|   32|          0|
    |v203_5_reg_2842              |  32|   0|   32|          0|
    |v203_6_reg_2847              |  32|   0|   32|          0|
    |v203_7_reg_2852              |  32|   0|   32|          0|
    |v203_8_reg_3022              |  32|   0|   32|          0|
    |v203_9_reg_3027              |  32|   0|   32|          0|
    |v203_reg_2817                |  32|   0|   32|          0|
    |xor_ln586_reg_2726           |   2|   0|    2|          0|
    |zext_ln586_reg_2633          |   2|   0|    4|          2|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1067|   0| 1071|          4|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|        node15|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|        node15|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|        node15|  return value|
|v353_0_0_0_din             |  out|   32|     ap_fifo|    v353_0_0_0|       pointer|
|v353_0_0_0_num_data_valid  |   in|    9|     ap_fifo|    v353_0_0_0|       pointer|
|v353_0_0_0_fifo_cap        |   in|    9|     ap_fifo|    v353_0_0_0|       pointer|
|v353_0_0_0_full_n          |   in|    1|     ap_fifo|    v353_0_0_0|       pointer|
|v353_0_0_0_write           |  out|    1|     ap_fifo|    v353_0_0_0|       pointer|
|v353_0_0_1_din             |  out|   32|     ap_fifo|    v353_0_0_1|       pointer|
|v353_0_0_1_num_data_valid  |   in|    9|     ap_fifo|    v353_0_0_1|       pointer|
|v353_0_0_1_fifo_cap        |   in|    9|     ap_fifo|    v353_0_0_1|       pointer|
|v353_0_0_1_full_n          |   in|    1|     ap_fifo|    v353_0_0_1|       pointer|
|v353_0_0_1_write           |  out|    1|     ap_fifo|    v353_0_0_1|       pointer|
|v353_0_1_0_din             |  out|   32|     ap_fifo|    v353_0_1_0|       pointer|
|v353_0_1_0_num_data_valid  |   in|    9|     ap_fifo|    v353_0_1_0|       pointer|
|v353_0_1_0_fifo_cap        |   in|    9|     ap_fifo|    v353_0_1_0|       pointer|
|v353_0_1_0_full_n          |   in|    1|     ap_fifo|    v353_0_1_0|       pointer|
|v353_0_1_0_write           |  out|    1|     ap_fifo|    v353_0_1_0|       pointer|
|v353_0_1_1_din             |  out|   32|     ap_fifo|    v353_0_1_1|       pointer|
|v353_0_1_1_num_data_valid  |   in|    9|     ap_fifo|    v353_0_1_1|       pointer|
|v353_0_1_1_fifo_cap        |   in|    9|     ap_fifo|    v353_0_1_1|       pointer|
|v353_0_1_1_full_n          |   in|    1|     ap_fifo|    v353_0_1_1|       pointer|
|v353_0_1_1_write           |  out|    1|     ap_fifo|    v353_0_1_1|       pointer|
|v353_1_0_0_din             |  out|   32|     ap_fifo|    v353_1_0_0|       pointer|
|v353_1_0_0_num_data_valid  |   in|    9|     ap_fifo|    v353_1_0_0|       pointer|
|v353_1_0_0_fifo_cap        |   in|    9|     ap_fifo|    v353_1_0_0|       pointer|
|v353_1_0_0_full_n          |   in|    1|     ap_fifo|    v353_1_0_0|       pointer|
|v353_1_0_0_write           |  out|    1|     ap_fifo|    v353_1_0_0|       pointer|
|v353_1_0_1_din             |  out|   32|     ap_fifo|    v353_1_0_1|       pointer|
|v353_1_0_1_num_data_valid  |   in|    9|     ap_fifo|    v353_1_0_1|       pointer|
|v353_1_0_1_fifo_cap        |   in|    9|     ap_fifo|    v353_1_0_1|       pointer|
|v353_1_0_1_full_n          |   in|    1|     ap_fifo|    v353_1_0_1|       pointer|
|v353_1_0_1_write           |  out|    1|     ap_fifo|    v353_1_0_1|       pointer|
|v353_1_1_0_din             |  out|   32|     ap_fifo|    v353_1_1_0|       pointer|
|v353_1_1_0_num_data_valid  |   in|    9|     ap_fifo|    v353_1_1_0|       pointer|
|v353_1_1_0_fifo_cap        |   in|    9|     ap_fifo|    v353_1_1_0|       pointer|
|v353_1_1_0_full_n          |   in|    1|     ap_fifo|    v353_1_1_0|       pointer|
|v353_1_1_0_write           |  out|    1|     ap_fifo|    v353_1_1_0|       pointer|
|v353_1_1_1_din             |  out|   32|     ap_fifo|    v353_1_1_1|       pointer|
|v353_1_1_1_num_data_valid  |   in|    9|     ap_fifo|    v353_1_1_1|       pointer|
|v353_1_1_1_fifo_cap        |   in|    9|     ap_fifo|    v353_1_1_1|       pointer|
|v353_1_1_1_full_n          |   in|    1|     ap_fifo|    v353_1_1_1|       pointer|
|v353_1_1_1_write           |  out|    1|     ap_fifo|    v353_1_1_1|       pointer|
|v353_2_0_0_din             |  out|   32|     ap_fifo|    v353_2_0_0|       pointer|
|v353_2_0_0_num_data_valid  |   in|    9|     ap_fifo|    v353_2_0_0|       pointer|
|v353_2_0_0_fifo_cap        |   in|    9|     ap_fifo|    v353_2_0_0|       pointer|
|v353_2_0_0_full_n          |   in|    1|     ap_fifo|    v353_2_0_0|       pointer|
|v353_2_0_0_write           |  out|    1|     ap_fifo|    v353_2_0_0|       pointer|
|v353_2_0_1_din             |  out|   32|     ap_fifo|    v353_2_0_1|       pointer|
|v353_2_0_1_num_data_valid  |   in|    9|     ap_fifo|    v353_2_0_1|       pointer|
|v353_2_0_1_fifo_cap        |   in|    9|     ap_fifo|    v353_2_0_1|       pointer|
|v353_2_0_1_full_n          |   in|    1|     ap_fifo|    v353_2_0_1|       pointer|
|v353_2_0_1_write           |  out|    1|     ap_fifo|    v353_2_0_1|       pointer|
|v353_2_1_0_din             |  out|   32|     ap_fifo|    v353_2_1_0|       pointer|
|v353_2_1_0_num_data_valid  |   in|    9|     ap_fifo|    v353_2_1_0|       pointer|
|v353_2_1_0_fifo_cap        |   in|    9|     ap_fifo|    v353_2_1_0|       pointer|
|v353_2_1_0_full_n          |   in|    1|     ap_fifo|    v353_2_1_0|       pointer|
|v353_2_1_0_write           |  out|    1|     ap_fifo|    v353_2_1_0|       pointer|
|v353_2_1_1_din             |  out|   32|     ap_fifo|    v353_2_1_1|       pointer|
|v353_2_1_1_num_data_valid  |   in|    9|     ap_fifo|    v353_2_1_1|       pointer|
|v353_2_1_1_fifo_cap        |   in|    9|     ap_fifo|    v353_2_1_1|       pointer|
|v353_2_1_1_full_n          |   in|    1|     ap_fifo|    v353_2_1_1|       pointer|
|v353_2_1_1_write           |  out|    1|     ap_fifo|    v353_2_1_1|       pointer|
|v353_3_0_0_din             |  out|   32|     ap_fifo|    v353_3_0_0|       pointer|
|v353_3_0_0_num_data_valid  |   in|    9|     ap_fifo|    v353_3_0_0|       pointer|
|v353_3_0_0_fifo_cap        |   in|    9|     ap_fifo|    v353_3_0_0|       pointer|
|v353_3_0_0_full_n          |   in|    1|     ap_fifo|    v353_3_0_0|       pointer|
|v353_3_0_0_write           |  out|    1|     ap_fifo|    v353_3_0_0|       pointer|
|v353_3_0_1_din             |  out|   32|     ap_fifo|    v353_3_0_1|       pointer|
|v353_3_0_1_num_data_valid  |   in|    9|     ap_fifo|    v353_3_0_1|       pointer|
|v353_3_0_1_fifo_cap        |   in|    9|     ap_fifo|    v353_3_0_1|       pointer|
|v353_3_0_1_full_n          |   in|    1|     ap_fifo|    v353_3_0_1|       pointer|
|v353_3_0_1_write           |  out|    1|     ap_fifo|    v353_3_0_1|       pointer|
|v353_3_1_0_din             |  out|   32|     ap_fifo|    v353_3_1_0|       pointer|
|v353_3_1_0_num_data_valid  |   in|    9|     ap_fifo|    v353_3_1_0|       pointer|
|v353_3_1_0_fifo_cap        |   in|    9|     ap_fifo|    v353_3_1_0|       pointer|
|v353_3_1_0_full_n          |   in|    1|     ap_fifo|    v353_3_1_0|       pointer|
|v353_3_1_0_write           |  out|    1|     ap_fifo|    v353_3_1_0|       pointer|
|v353_3_1_1_din             |  out|   32|     ap_fifo|    v353_3_1_1|       pointer|
|v353_3_1_1_num_data_valid  |   in|    9|     ap_fifo|    v353_3_1_1|       pointer|
|v353_3_1_1_fifo_cap        |   in|    9|     ap_fifo|    v353_3_1_1|       pointer|
|v353_3_1_1_full_n          |   in|    1|     ap_fifo|    v353_3_1_1|       pointer|
|v353_3_1_1_write           |  out|    1|     ap_fifo|    v353_3_1_1|       pointer|
|v353_4_0_0_din             |  out|   32|     ap_fifo|    v353_4_0_0|       pointer|
|v353_4_0_0_num_data_valid  |   in|    9|     ap_fifo|    v353_4_0_0|       pointer|
|v353_4_0_0_fifo_cap        |   in|    9|     ap_fifo|    v353_4_0_0|       pointer|
|v353_4_0_0_full_n          |   in|    1|     ap_fifo|    v353_4_0_0|       pointer|
|v353_4_0_0_write           |  out|    1|     ap_fifo|    v353_4_0_0|       pointer|
|v353_4_0_1_din             |  out|   32|     ap_fifo|    v353_4_0_1|       pointer|
|v353_4_0_1_num_data_valid  |   in|    9|     ap_fifo|    v353_4_0_1|       pointer|
|v353_4_0_1_fifo_cap        |   in|    9|     ap_fifo|    v353_4_0_1|       pointer|
|v353_4_0_1_full_n          |   in|    1|     ap_fifo|    v353_4_0_1|       pointer|
|v353_4_0_1_write           |  out|    1|     ap_fifo|    v353_4_0_1|       pointer|
|v353_4_1_0_din             |  out|   32|     ap_fifo|    v353_4_1_0|       pointer|
|v353_4_1_0_num_data_valid  |   in|    9|     ap_fifo|    v353_4_1_0|       pointer|
|v353_4_1_0_fifo_cap        |   in|    9|     ap_fifo|    v353_4_1_0|       pointer|
|v353_4_1_0_full_n          |   in|    1|     ap_fifo|    v353_4_1_0|       pointer|
|v353_4_1_0_write           |  out|    1|     ap_fifo|    v353_4_1_0|       pointer|
|v353_4_1_1_din             |  out|   32|     ap_fifo|    v353_4_1_1|       pointer|
|v353_4_1_1_num_data_valid  |   in|    9|     ap_fifo|    v353_4_1_1|       pointer|
|v353_4_1_1_fifo_cap        |   in|    9|     ap_fifo|    v353_4_1_1|       pointer|
|v353_4_1_1_full_n          |   in|    1|     ap_fifo|    v353_4_1_1|       pointer|
|v353_4_1_1_write           |  out|    1|     ap_fifo|    v353_4_1_1|       pointer|
|v353_5_0_0_din             |  out|   32|     ap_fifo|    v353_5_0_0|       pointer|
|v353_5_0_0_num_data_valid  |   in|    9|     ap_fifo|    v353_5_0_0|       pointer|
|v353_5_0_0_fifo_cap        |   in|    9|     ap_fifo|    v353_5_0_0|       pointer|
|v353_5_0_0_full_n          |   in|    1|     ap_fifo|    v353_5_0_0|       pointer|
|v353_5_0_0_write           |  out|    1|     ap_fifo|    v353_5_0_0|       pointer|
|v353_5_0_1_din             |  out|   32|     ap_fifo|    v353_5_0_1|       pointer|
|v353_5_0_1_num_data_valid  |   in|    9|     ap_fifo|    v353_5_0_1|       pointer|
|v353_5_0_1_fifo_cap        |   in|    9|     ap_fifo|    v353_5_0_1|       pointer|
|v353_5_0_1_full_n          |   in|    1|     ap_fifo|    v353_5_0_1|       pointer|
|v353_5_0_1_write           |  out|    1|     ap_fifo|    v353_5_0_1|       pointer|
|v353_5_1_0_din             |  out|   32|     ap_fifo|    v353_5_1_0|       pointer|
|v353_5_1_0_num_data_valid  |   in|    9|     ap_fifo|    v353_5_1_0|       pointer|
|v353_5_1_0_fifo_cap        |   in|    9|     ap_fifo|    v353_5_1_0|       pointer|
|v353_5_1_0_full_n          |   in|    1|     ap_fifo|    v353_5_1_0|       pointer|
|v353_5_1_0_write           |  out|    1|     ap_fifo|    v353_5_1_0|       pointer|
|v353_5_1_1_din             |  out|   32|     ap_fifo|    v353_5_1_1|       pointer|
|v353_5_1_1_num_data_valid  |   in|    9|     ap_fifo|    v353_5_1_1|       pointer|
|v353_5_1_1_fifo_cap        |   in|    9|     ap_fifo|    v353_5_1_1|       pointer|
|v353_5_1_1_full_n          |   in|    1|     ap_fifo|    v353_5_1_1|       pointer|
|v353_5_1_1_write           |  out|    1|     ap_fifo|    v353_5_1_1|       pointer|
|v353_6_0_0_din             |  out|   32|     ap_fifo|    v353_6_0_0|       pointer|
|v353_6_0_0_num_data_valid  |   in|    9|     ap_fifo|    v353_6_0_0|       pointer|
|v353_6_0_0_fifo_cap        |   in|    9|     ap_fifo|    v353_6_0_0|       pointer|
|v353_6_0_0_full_n          |   in|    1|     ap_fifo|    v353_6_0_0|       pointer|
|v353_6_0_0_write           |  out|    1|     ap_fifo|    v353_6_0_0|       pointer|
|v353_6_0_1_din             |  out|   32|     ap_fifo|    v353_6_0_1|       pointer|
|v353_6_0_1_num_data_valid  |   in|    9|     ap_fifo|    v353_6_0_1|       pointer|
|v353_6_0_1_fifo_cap        |   in|    9|     ap_fifo|    v353_6_0_1|       pointer|
|v353_6_0_1_full_n          |   in|    1|     ap_fifo|    v353_6_0_1|       pointer|
|v353_6_0_1_write           |  out|    1|     ap_fifo|    v353_6_0_1|       pointer|
|v353_6_1_0_din             |  out|   32|     ap_fifo|    v353_6_1_0|       pointer|
|v353_6_1_0_num_data_valid  |   in|    9|     ap_fifo|    v353_6_1_0|       pointer|
|v353_6_1_0_fifo_cap        |   in|    9|     ap_fifo|    v353_6_1_0|       pointer|
|v353_6_1_0_full_n          |   in|    1|     ap_fifo|    v353_6_1_0|       pointer|
|v353_6_1_0_write           |  out|    1|     ap_fifo|    v353_6_1_0|       pointer|
|v353_6_1_1_din             |  out|   32|     ap_fifo|    v353_6_1_1|       pointer|
|v353_6_1_1_num_data_valid  |   in|    9|     ap_fifo|    v353_6_1_1|       pointer|
|v353_6_1_1_fifo_cap        |   in|    9|     ap_fifo|    v353_6_1_1|       pointer|
|v353_6_1_1_full_n          |   in|    1|     ap_fifo|    v353_6_1_1|       pointer|
|v353_6_1_1_write           |  out|    1|     ap_fifo|    v353_6_1_1|       pointer|
|v353_7_0_0_din             |  out|   32|     ap_fifo|    v353_7_0_0|       pointer|
|v353_7_0_0_num_data_valid  |   in|    9|     ap_fifo|    v353_7_0_0|       pointer|
|v353_7_0_0_fifo_cap        |   in|    9|     ap_fifo|    v353_7_0_0|       pointer|
|v353_7_0_0_full_n          |   in|    1|     ap_fifo|    v353_7_0_0|       pointer|
|v353_7_0_0_write           |  out|    1|     ap_fifo|    v353_7_0_0|       pointer|
|v353_7_0_1_din             |  out|   32|     ap_fifo|    v353_7_0_1|       pointer|
|v353_7_0_1_num_data_valid  |   in|    9|     ap_fifo|    v353_7_0_1|       pointer|
|v353_7_0_1_fifo_cap        |   in|    9|     ap_fifo|    v353_7_0_1|       pointer|
|v353_7_0_1_full_n          |   in|    1|     ap_fifo|    v353_7_0_1|       pointer|
|v353_7_0_1_write           |  out|    1|     ap_fifo|    v353_7_0_1|       pointer|
|v353_7_1_0_din             |  out|   32|     ap_fifo|    v353_7_1_0|       pointer|
|v353_7_1_0_num_data_valid  |   in|    9|     ap_fifo|    v353_7_1_0|       pointer|
|v353_7_1_0_fifo_cap        |   in|    9|     ap_fifo|    v353_7_1_0|       pointer|
|v353_7_1_0_full_n          |   in|    1|     ap_fifo|    v353_7_1_0|       pointer|
|v353_7_1_0_write           |  out|    1|     ap_fifo|    v353_7_1_0|       pointer|
|v353_7_1_1_din             |  out|   32|     ap_fifo|    v353_7_1_1|       pointer|
|v353_7_1_1_num_data_valid  |   in|    9|     ap_fifo|    v353_7_1_1|       pointer|
|v353_7_1_1_fifo_cap        |   in|    9|     ap_fifo|    v353_7_1_1|       pointer|
|v353_7_1_1_full_n          |   in|    1|     ap_fifo|    v353_7_1_1|       pointer|
|v353_7_1_1_write           |  out|    1|     ap_fifo|    v353_7_1_1|       pointer|
|v195_0_0_address0          |  out|    9|   ap_memory|      v195_0_0|         array|
|v195_0_0_ce0               |  out|    1|   ap_memory|      v195_0_0|         array|
|v195_0_0_q0                |   in|   32|   ap_memory|      v195_0_0|         array|
|v195_0_0_address1          |  out|    9|   ap_memory|      v195_0_0|         array|
|v195_0_0_ce1               |  out|    1|   ap_memory|      v195_0_0|         array|
|v195_0_0_q1                |   in|   32|   ap_memory|      v195_0_0|         array|
|v195_0_1_address0          |  out|    9|   ap_memory|      v195_0_1|         array|
|v195_0_1_ce0               |  out|    1|   ap_memory|      v195_0_1|         array|
|v195_0_1_q0                |   in|   32|   ap_memory|      v195_0_1|         array|
|v195_0_1_address1          |  out|    9|   ap_memory|      v195_0_1|         array|
|v195_0_1_ce1               |  out|    1|   ap_memory|      v195_0_1|         array|
|v195_0_1_q1                |   in|   32|   ap_memory|      v195_0_1|         array|
|v195_0_2_address0          |  out|    9|   ap_memory|      v195_0_2|         array|
|v195_0_2_ce0               |  out|    1|   ap_memory|      v195_0_2|         array|
|v195_0_2_q0                |   in|   32|   ap_memory|      v195_0_2|         array|
|v195_0_2_address1          |  out|    9|   ap_memory|      v195_0_2|         array|
|v195_0_2_ce1               |  out|    1|   ap_memory|      v195_0_2|         array|
|v195_0_2_q1                |   in|   32|   ap_memory|      v195_0_2|         array|
|v195_0_3_address0          |  out|    9|   ap_memory|      v195_0_3|         array|
|v195_0_3_ce0               |  out|    1|   ap_memory|      v195_0_3|         array|
|v195_0_3_q0                |   in|   32|   ap_memory|      v195_0_3|         array|
|v195_0_3_address1          |  out|    9|   ap_memory|      v195_0_3|         array|
|v195_0_3_ce1               |  out|    1|   ap_memory|      v195_0_3|         array|
|v195_0_3_q1                |   in|   32|   ap_memory|      v195_0_3|         array|
|v195_0_4_address0          |  out|    9|   ap_memory|      v195_0_4|         array|
|v195_0_4_ce0               |  out|    1|   ap_memory|      v195_0_4|         array|
|v195_0_4_q0                |   in|   32|   ap_memory|      v195_0_4|         array|
|v195_0_4_address1          |  out|    9|   ap_memory|      v195_0_4|         array|
|v195_0_4_ce1               |  out|    1|   ap_memory|      v195_0_4|         array|
|v195_0_4_q1                |   in|   32|   ap_memory|      v195_0_4|         array|
|v195_0_5_address0          |  out|    9|   ap_memory|      v195_0_5|         array|
|v195_0_5_ce0               |  out|    1|   ap_memory|      v195_0_5|         array|
|v195_0_5_q0                |   in|   32|   ap_memory|      v195_0_5|         array|
|v195_0_5_address1          |  out|    9|   ap_memory|      v195_0_5|         array|
|v195_0_5_ce1               |  out|    1|   ap_memory|      v195_0_5|         array|
|v195_0_5_q1                |   in|   32|   ap_memory|      v195_0_5|         array|
|v195_0_6_address0          |  out|    9|   ap_memory|      v195_0_6|         array|
|v195_0_6_ce0               |  out|    1|   ap_memory|      v195_0_6|         array|
|v195_0_6_q0                |   in|   32|   ap_memory|      v195_0_6|         array|
|v195_0_6_address1          |  out|    9|   ap_memory|      v195_0_6|         array|
|v195_0_6_ce1               |  out|    1|   ap_memory|      v195_0_6|         array|
|v195_0_6_q1                |   in|   32|   ap_memory|      v195_0_6|         array|
|v195_0_7_address0          |  out|    9|   ap_memory|      v195_0_7|         array|
|v195_0_7_ce0               |  out|    1|   ap_memory|      v195_0_7|         array|
|v195_0_7_q0                |   in|   32|   ap_memory|      v195_0_7|         array|
|v195_0_7_address1          |  out|    9|   ap_memory|      v195_0_7|         array|
|v195_0_7_ce1               |  out|    1|   ap_memory|      v195_0_7|         array|
|v195_0_7_q1                |   in|   32|   ap_memory|      v195_0_7|         array|
|v195_1_0_address0          |  out|    9|   ap_memory|      v195_1_0|         array|
|v195_1_0_ce0               |  out|    1|   ap_memory|      v195_1_0|         array|
|v195_1_0_q0                |   in|   32|   ap_memory|      v195_1_0|         array|
|v195_1_0_address1          |  out|    9|   ap_memory|      v195_1_0|         array|
|v195_1_0_ce1               |  out|    1|   ap_memory|      v195_1_0|         array|
|v195_1_0_q1                |   in|   32|   ap_memory|      v195_1_0|         array|
|v195_1_1_address0          |  out|    9|   ap_memory|      v195_1_1|         array|
|v195_1_1_ce0               |  out|    1|   ap_memory|      v195_1_1|         array|
|v195_1_1_q0                |   in|   32|   ap_memory|      v195_1_1|         array|
|v195_1_1_address1          |  out|    9|   ap_memory|      v195_1_1|         array|
|v195_1_1_ce1               |  out|    1|   ap_memory|      v195_1_1|         array|
|v195_1_1_q1                |   in|   32|   ap_memory|      v195_1_1|         array|
|v195_1_2_address0          |  out|    9|   ap_memory|      v195_1_2|         array|
|v195_1_2_ce0               |  out|    1|   ap_memory|      v195_1_2|         array|
|v195_1_2_q0                |   in|   32|   ap_memory|      v195_1_2|         array|
|v195_1_2_address1          |  out|    9|   ap_memory|      v195_1_2|         array|
|v195_1_2_ce1               |  out|    1|   ap_memory|      v195_1_2|         array|
|v195_1_2_q1                |   in|   32|   ap_memory|      v195_1_2|         array|
|v195_1_3_address0          |  out|    9|   ap_memory|      v195_1_3|         array|
|v195_1_3_ce0               |  out|    1|   ap_memory|      v195_1_3|         array|
|v195_1_3_q0                |   in|   32|   ap_memory|      v195_1_3|         array|
|v195_1_3_address1          |  out|    9|   ap_memory|      v195_1_3|         array|
|v195_1_3_ce1               |  out|    1|   ap_memory|      v195_1_3|         array|
|v195_1_3_q1                |   in|   32|   ap_memory|      v195_1_3|         array|
|v195_1_4_address0          |  out|    9|   ap_memory|      v195_1_4|         array|
|v195_1_4_ce0               |  out|    1|   ap_memory|      v195_1_4|         array|
|v195_1_4_q0                |   in|   32|   ap_memory|      v195_1_4|         array|
|v195_1_4_address1          |  out|    9|   ap_memory|      v195_1_4|         array|
|v195_1_4_ce1               |  out|    1|   ap_memory|      v195_1_4|         array|
|v195_1_4_q1                |   in|   32|   ap_memory|      v195_1_4|         array|
|v195_1_5_address0          |  out|    9|   ap_memory|      v195_1_5|         array|
|v195_1_5_ce0               |  out|    1|   ap_memory|      v195_1_5|         array|
|v195_1_5_q0                |   in|   32|   ap_memory|      v195_1_5|         array|
|v195_1_5_address1          |  out|    9|   ap_memory|      v195_1_5|         array|
|v195_1_5_ce1               |  out|    1|   ap_memory|      v195_1_5|         array|
|v195_1_5_q1                |   in|   32|   ap_memory|      v195_1_5|         array|
|v195_1_6_address0          |  out|    9|   ap_memory|      v195_1_6|         array|
|v195_1_6_ce0               |  out|    1|   ap_memory|      v195_1_6|         array|
|v195_1_6_q0                |   in|   32|   ap_memory|      v195_1_6|         array|
|v195_1_6_address1          |  out|    9|   ap_memory|      v195_1_6|         array|
|v195_1_6_ce1               |  out|    1|   ap_memory|      v195_1_6|         array|
|v195_1_6_q1                |   in|   32|   ap_memory|      v195_1_6|         array|
|v195_1_7_address0          |  out|    9|   ap_memory|      v195_1_7|         array|
|v195_1_7_ce0               |  out|    1|   ap_memory|      v195_1_7|         array|
|v195_1_7_q0                |   in|   32|   ap_memory|      v195_1_7|         array|
|v195_1_7_address1          |  out|    9|   ap_memory|      v195_1_7|         array|
|v195_1_7_ce1               |  out|    1|   ap_memory|      v195_1_7|         array|
|v195_1_7_q1                |   in|   32|   ap_memory|      v195_1_7|         array|
+---------------------------+-----+-----+------------+--------------+--------------+

