Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : lab

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/jacsu246/tsea83/gol/lab-synthdir/xst/synth/../../../lab.vhd" into library work
Parsing entity <lab>.
Parsing architecture <Behavioral> of entity <lab>.
Parsing VHDL file "/edu/jacsu246/tsea83/gol/lab-synthdir/xst/synth/../../../leddriver.vhd" into library work
Parsing entity <leddriver>.
Parsing architecture <Behavioral> of entity <leddriver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab> (architecture <Behavioral>) from library <work>.

Elaborating entity <leddriver> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab>.
    Related source file is "/edu/jacsu246/tsea83/gol/lab.vhd".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <bildminne>, simulation mismatch.
    Found 60x80-bit dual-port RAM <Mram_bildminne> for signal <bildminne>.
    Found 10-bit register for signal <xctr>.
    Found 1-bit register for signal <Hsync>.
    Found 10-bit register for signal <yctr>.
    Found 1-bit register for signal <Vsync>.
    Found 80-bit register for signal <a>.
    Found 80-bit register for signal <b>.
    Found 80-bit register for signal <c>.
    Found 1-bit register for signal <a2>.
    Found 1-bit register for signal <b2>.
    Found 1-bit register for signal <c2>.
    Found 1-bit register for signal <a0>.
    Found 1-bit register for signal <a1>.
    Found 1-bit register for signal <b0>.
    Found 1-bit register for signal <b1>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 4-bit register for signal <nr>.
    Found 80-bit register for signal <d>.
    Found 1-bit register for signal <video>.
    Found 16-bit register for signal <ctr>.
    Found 2-bit register for signal <pixel>.
    Found 2-bit adder for signal <pixel[1]_GND_5_o_add_0_OUT> created at line 112.
    Found 10-bit adder for signal <xctr[9]_GND_5_o_add_5_OUT> created at line 126.
    Found 10-bit adder for signal <yctr[9]_GND_5_o_add_15_OUT> created at line 146.
    Found 7-bit adder for signal <n0327> created at line 169.
    Found 7-bit adder for signal <xctr[9]_GND_5_o_add_52_OUT> created at line 187.
    Found 4-bit adder for signal <n0406> created at line 200.
    Found 4-bit adder for signal <n0409> created at line 200.
    Found 4-bit adder for signal <n0412> created at line 200.
    Found 4-bit adder for signal <n0415> created at line 200.
    Found 4-bit adder for signal <n0418> created at line 200.
    Found 4-bit adder for signal <n0421> created at line 200.
    Found 4-bit adder for signal <GND_5_o_GND_5_o_add_66_OUT> created at line 200.
    Found 16-bit adder for signal <ctr[15]_GND_5_o_add_94_OUT> created at line 239.
    Found 1-bit 80-to-1 multiplexer for signal <xctr[9]_X_5_o_Mux_53_o> created at line 187.
    Found 1-bit 80-to-1 multiplexer for signal <xctr[9]_X_5_o_Mux_55_o> created at line 188.
    Found 1-bit 80-to-1 multiplexer for signal <xctr[9]_X_5_o_Mux_57_o> created at line 189.
    Found 1-bit 80-to-1 multiplexer for signal <xctr[9]_X_5_o_Mux_87_o> created at line 221.
    Found 7-bit comparator greater for signal <yctr[9]_GND_5_o_LessThan_26_o> created at line 164
    Found 7-bit comparator lessequal for signal <yctr[9]_GND_5_o_LessThan_28_o> created at line 168
    Found 7-bit comparator lessequal for signal <xctr[9]_PWR_5_o_LessThan_52_o> created at line 186
    Found 7-bit comparator lessequal for signal <xctr[9]_PWR_5_o_LessThan_69_o> created at line 202
    Found 10-bit comparator greater for signal <yctr[9]_GND_5_o_LessThan_85_o> created at line 218
    Found 10-bit comparator greater for signal <xctr[9]_PWR_5_o_LessThan_86_o> created at line 219
    Summary:
	inferred   1 RAM(s).
	inferred  13 Adder/Subtractor(s).
	inferred 374 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 167 Multiplexer(s).
Unit <lab> synthesized.

Synthesizing Unit <leddriver>.
    Related source file is "/edu/jacsu246/tsea83/gol/leddriver.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <segments>.
    Found 4-bit register for signal <an>.
    Found 18-bit register for signal <counter_r>.
    Found 18-bit adder for signal <counter_r[17]_GND_7_o_add_1_OUT> created at line 1241.
    Found 16x7-bit Read Only RAM for signal <v[3]_GND_7_o_wide_mux_2_OUT>
    Found 4x4-bit Read Only RAM for signal <counter_r[17]_PWR_8_o_wide_mux_3_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <v<3>> created at line 43.
    Found 1-bit 4-to-1 multiplexer for signal <v<2>> created at line 43.
    Found 1-bit 4-to-1 multiplexer for signal <v<1>> created at line 43.
    Found 1-bit 4-to-1 multiplexer for signal <v<0>> created at line 43.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <leddriver> synthesized.
RTL-Simplification CPUSTAT: 0.21 
RTL-BasicInf CPUSTAT: 0.45 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.01 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
 60x80-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 2
 16-bit adder                                          : 1
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 4-bit adder                                           : 7
 7-bit adder                                           : 2
# Registers                                            : 24
 1-bit register                                        : 12
 10-bit register                                       : 2
 16-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 1
 4-bit register                                        : 2
 7-bit register                                        : 1
 80-bit register                                       : 4
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 3
# Multiplexers                                         : 171
 1-bit 2-to-1 multiplexer                              : 162
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 80-to-1 multiplexer                             : 4
 80-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lab>.
The following registers are absorbed into counter <ctr>: 1 register on signal <ctr>.
The following registers are absorbed into counter <pixel>: 1 register on signal <pixel>.
The following registers are absorbed into counter <xctr>: 1 register on signal <xctr>.
The following registers are absorbed into counter <yctr>: 1 register on signal <yctr>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_5_o_GND_5_o_add_66_OUT_Madd1> :
 	<Madd_n0406> in block <lab>, 	<Madd_n0412_Madd> in block <lab>, 	<Madd_n0418_Madd> in block <lab>, 	<Madd_GND_5_o_GND_5_o_add_66_OUT_Madd> in block <lab>.
INFO:Xst:3040 - The RAM <Mram_bildminne> will be implemented as a BLOCK RAM, absorbing the following register(s): <c>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 60-word x 80-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND_5_o_GND_5_o_MUX_106_o_0_0> | high     |
    |     addrA          | connected to signal <yctr<8:3>>     |          |
    |     diA            | connected to signal <d>             |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 60-word x 80-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to internal node          | low      |
    |     addrB          | connected to signal <n0327>         |          |
    |     doB            | connected to signal <c>             |          |
    |     dorstB         | connected to internal node          | high     |
    | reset value        | 00000000000000000000000000000000000000000000000000000000000000000000000000000000|
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lab> synthesized (advanced).

Synthesizing (advanced) Unit <leddriver>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
INFO:Xst:3048 - The small RAM <Mram_v[3]_GND_7_o_wide_mux_2_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <v>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_counter_r[17]_PWR_8_o_wide_mux_3_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter_r>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <leddriver> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 60x80-bit dual-port block RAM                         : 1
# Adders/Subtractors                                   : 2
 6-bit adder                                           : 1
 7-bit adder                                           : 1
# Adder Trees                                          : 1
 4-bit / 5-inputs adder tree                           : 1
# Counters                                             : 5
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 267
 Flip-Flops                                            : 267
# Comparators                                          : 6
 10-bit comparator greater                             : 2
 7-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 3
# Multiplexers                                         : 170
 1-bit 2-to-1 multiplexer                              : 161
 1-bit 4-to-1 multiplexer                              : 4
 1-bit 80-to-1 multiplexer                             : 4
 80-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab> ...

Optimizing unit <leddriver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block lab, actual ratio is 5.
FlipFlop xctr_3 has been replicated 1 time(s)
FlipFlop xctr_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 325
 Flip-Flops                                            : 325

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 705
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 50
#      LUT2                        : 9
#      LUT3                        : 119
#      LUT4                        : 21
#      LUT5                        : 100
#      LUT6                        : 289
#      MUXCY                       : 50
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 54
# FlipFlops/Latches                : 325
#      FD                          : 42
#      FDE                         : 250
#      FDR                         : 2
#      FDRE                        : 31
# RAMS                             : 3
#      RAMB8BWER                   : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 1
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             325  out of  18224     1%  
 Number of Slice LUTs:                  594  out of   9112     6%  
    Number used as Logic:               594  out of   9112     6%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    602
   Number with an unused Flip Flop:     277  out of    602    46%  
   Number with an unused LUT:             8  out of    602     1%  
   Number of fully used LUT-FF pairs:   317  out of    602    52%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of     32     6%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 328   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.107ns (Maximum Frequency: 140.713MHz)
   Minimum input arrival time before clock: 4.743ns
   Maximum output required time after clock: 3.847ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.107ns (frequency: 140.713MHz)
  Total number of paths / destination ports: 8925 / 753
-------------------------------------------------------------------------
Delay:               7.107ns (Levels of Logic = 3)
  Source:            yctr_9 (FF)
  Destination:       c2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: yctr_9 to c2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   1.174  yctr_9 (yctr_9)
     LUT5:I0->O          163   0.203   2.020  yctr[9]_GND_5_o_LessThan_26_o1 (yctr[9]_GND_5_o_LessThan_26_o)
     LUT5:I4->O           84   0.205   1.772  yctr[9]_GND_5_o_AND_10_o1 (yctr[9]_GND_5_o_AND_10_o)
     LUT6:I5->O            3   0.205   0.650  _n0514 (_n0514)
     FDRE:R                    0.430          c2
    ----------------------------------------
    Total                      7.107ns (1.490ns logic, 5.617ns route)
                                       (21.0% logic, 79.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 41 / 41
-------------------------------------------------------------------------
Offset:              4.743ns (Levels of Logic = 4)
  Source:            rst (PAD)
  Destination:       vs (FF)
  Destination Clock: clk rising

  Data Path: rst to vs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            23   1.222   1.401  rst_IBUF (rst_IBUF)
     LUT6:I2->O            1   0.203   0.827  _n04952_SW0 (N55)
     LUT6:I2->O            1   0.203   0.580  _n04952 (N25)
     LUT3:I2->O            1   0.205   0.000  vs_glue_rst (vs_glue_rst)
     FD:D                      0.102          vs
    ----------------------------------------
    Total                      4.743ns (1.935ns logic, 2.808ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              3.847ns (Levels of Logic = 1)
  Source:            video (FF)
  Destination:       vgaRed<2> (PAD)
  Source Clock:      clk rising

  Data Path: video to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   0.829  video (video)
     OBUF:I->O                 2.571          vgaRed_2_OBUF (vgaRed<2>)
    ----------------------------------------
    Total                      3.847ns (3.018ns logic, 0.829ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.107|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 8.11 secs
 
--> 


Total memory usage is 466528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

