

================================================================
== Vitis HLS Report for 'CP_insertion_Pipeline_VITIS_LOOP_55_2_VITIS_LOOP_56_3'
================================================================
* Date:           Wed Sep 14 20:25:40 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.212 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_2_VITIS_LOOP_56_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 5 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 7 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_1 = alloca i32 1"   --->   Operation 8 'alloca' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_id_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_id_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sub50_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub50"   --->   Operation 23 'read' 'sub50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bound_read = read i39 @_ssdm_op_Read.ap_auto.i39, i39 %bound"   --->   Operation 24 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_r_V = alloca i64 1" [../CP_insertion.cpp:14]   --->   Operation 25 'alloca' 'in_r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_i_V = alloca i64 1" [../CP_insertion.cpp:15]   --->   Operation 26 'alloca' 'in_i_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i39 0, i39 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %t"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.21>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i39 %indvar_flatten" [../CP_insertion.cpp:55]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.09ns)   --->   "%icmp_ln55 = icmp_eq  i39 %indvar_flatten_load, i39 %bound_read" [../CP_insertion.cpp:55]   --->   Operation 32 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.03ns)   --->   "%add_ln55 = add i39 %indvar_flatten_load, i39 1" [../CP_insertion.cpp:55]   --->   Operation 33 'add' 'add_ln55' <Predicate = true> <Delay = 1.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.split19, void %._crit_edge.loopexit.exitStub" [../CP_insertion.cpp:55]   --->   Operation 34 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%t_load = load i8 %t" [../CP_insertion.cpp:56]   --->   Operation 35 'load' 't_load' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_55_2_VITIS_LOOP_56_3_str"   --->   Operation 36 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.84ns)   --->   "%icmp_ln56 = icmp_eq  i8 %t_load, i8 128" [../CP_insertion.cpp:56]   --->   Operation 37 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.39ns)   --->   "%select_ln12 = select i1 %icmp_ln56, i8 0, i8 %t_load" [../CP_insertion.cpp:12]   --->   Operation 38 'select' 'select_ln12' <Predicate = (!icmp_ln55)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%t_cast3 = zext i8 %select_ln12" [../CP_insertion.cpp:12]   --->   Operation 40 'zext' 't_cast3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = trunc i8 %select_ln12" [../CP_insertion.cpp:12]   --->   Operation 41 'trunc' 'empty' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%t_cast1 = zext i8 %select_ln12" [../CP_insertion.cpp:12]   --->   Operation 42 'zext' 't_cast1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../CP_insertion.cpp:12]   --->   Operation 43 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %select_ln12, i32 6, i32 7" [../CP_insertion.cpp:57]   --->   Operation 44 'partselect' 'tmp' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.44ns)   --->   "%icmp_ln57 = icmp_eq  i2 %tmp, i2 0" [../CP_insertion.cpp:57]   --->   Operation 45 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void, void" [../CP_insertion.cpp:57]   --->   Operation 46 'br' 'br_ln57' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln640 = zext i6 %empty"   --->   Operation 47 'zext' 'zext_ln640' <Predicate = (!icmp_ln55 & !icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%in_r_V_addr_1 = getelementptr i22 %in_r_V, i64 0, i64 %zext_ln640"   --->   Operation 48 'getelementptr' 'in_r_V_addr_1' <Predicate = (!icmp_ln55 & !icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%p_Val2_7 = load i6 %in_r_V_addr_1"   --->   Operation 49 'load' 'p_Val2_7' <Predicate = (!icmp_ln55 & !icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%in_i_V_addr_1 = getelementptr i22 %in_i_V, i64 0, i64 %zext_ln640"   --->   Operation 50 'getelementptr' 'in_i_V_addr_1' <Predicate = (!icmp_ln55 & !icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%p_Val2_8 = load i6 %in_i_V_addr_1"   --->   Operation 51 'load' 'p_Val2_8' <Predicate = (!icmp_ln55 & !icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%empty_31 = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 52 'read' 'empty_31' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_6 = extractvalue i84 %empty_31"   --->   Operation 53 'extractvalue' 'tmp_6' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%in_r_V_addr = getelementptr i22 %in_r_V, i64 0, i64 %t_cast3"   --->   Operation 54 'getelementptr' 'in_r_V_addr' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_9 = partselect i22 @_ssdm_op_PartSelect.i22.i64.i32.i32, i64 %tmp_6, i32 32, i32 53"   --->   Operation 55 'partselect' 'p_Result_9' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln340 = store i22 %p_Result_9, i6 %in_r_V_addr"   --->   Operation 56 'store' 'store_ln340' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%in_i_V_addr = getelementptr i22 %in_i_V, i64 0, i64 %t_cast3"   --->   Operation 57 'getelementptr' 'in_i_V_addr' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_10 = trunc i64 %tmp_6"   --->   Operation 58 'trunc' 'p_Result_10' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln340 = store i22 %p_Result_10, i6 %in_i_V_addr"   --->   Operation 59 'store' 'store_ln340' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.99ns)   --->   "%icmp_ln68 = icmp_slt  i32 %t_cast1, i32 %sub50_read" [../CP_insertion.cpp:68]   --->   Operation 60 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void, void %._crit_edge4" [../CP_insertion.cpp:68]   --->   Operation 61 'br' 'br_ln68' <Predicate = (!icmp_ln55 & icmp_ln57)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.76ns)   --->   "%add_ln56 = add i8 %select_ln12, i8 1" [../CP_insertion.cpp:56]   --->   Operation 62 'add' 'add_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln55 = store i39 %add_ln55, i39 %indvar_flatten" [../CP_insertion.cpp:55]   --->   Operation 63 'store' 'store_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln56 = store i8 %add_ln56, i8 %t" [../CP_insertion.cpp:56]   --->   Operation 64 'store' 'store_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.66>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_Val2_load = load i32 %p_Val2_s"   --->   Operation 66 'load' 'p_Val2_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_Val2_1_load = load i32 %p_Val2_1"   --->   Operation 67 'load' 'p_Val2_1_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 68 [1/2] (1.23ns)   --->   "%p_Val2_7 = load i6 %in_r_V_addr_1"   --->   Operation 68 'load' 'p_Val2_7' <Predicate = (!icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_s = partset i32 @llvm.part.set.i32.i22, i32 %p_Val2_load, i22 %p_Val2_7, i32 0, i32 21"   --->   Operation 69 'partset' 'p_Result_s' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (1.23ns)   --->   "%p_Val2_8 = load i6 %in_i_V_addr_1"   --->   Operation 70 'load' 'p_Val2_8' <Predicate = (!icmp_ln57)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 64> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i32 @llvm.part.set.i32.i22, i32 %p_Val2_1_load, i22 %p_Val2_8, i32 0, i32 21"   --->   Operation 71 'partset' 'p_Result_7' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_s, i32 %p_Result_7"   --->   Operation 72 'bitconcatenate' 'p_Result_8' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_8, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 73 'write' 'write_ln304' <Predicate = (!icmp_ln57)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln67 = store i32 %p_Result_7, i32 %p_Val2_1" [../CP_insertion.cpp:67]   --->   Operation 74 'store' 'store_ln67' <Predicate = (!icmp_ln57)> <Delay = 0.42>
ST_3 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln67 = store i32 %p_Result_s, i32 %p_Val2_s" [../CP_insertion.cpp:67]   --->   Operation 75 'store' 'store_ln67' <Predicate = (!icmp_ln57)> <Delay = 0.42>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln67 = br void %._crit_edge4" [../CP_insertion.cpp:67]   --->   Operation 76 'br' 'br_ln67' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i32 %p_Val2_s"   --->   Operation 77 'load' 'p_Val2_load_1' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_1_load_1 = load i32 %p_Val2_1"   --->   Operation 78 'load' 'p_Val2_1_load_1' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_11 = partset i32 @llvm.part.set.i32.i22, i32 %p_Val2_load_1, i22 %p_Result_9, i32 0, i32 21"   --->   Operation 79 'partset' 'p_Result_11' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_12 = partset i32 @llvm.part.set.i32.i22, i32 %p_Val2_1_load_1, i22 %p_Result_10, i32 0, i32 21"   --->   Operation 80 'partset' 'p_Result_12' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %p_Result_11, i32 %p_Result_12"   --->   Operation 81 'bitconcatenate' 'p_Result_13' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %p_Result_13, i8 0, i8 0, i1 0, i1 0, i1 0, i1 0"   --->   Operation 82 'write' 'write_ln304' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln73 = store i32 %p_Result_12, i32 %p_Val2_1" [../CP_insertion.cpp:73]   --->   Operation 83 'store' 'store_ln73' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.42>
ST_3 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln73 = store i32 %p_Result_11, i32 %p_Val2_s" [../CP_insertion.cpp:73]   --->   Operation 84 'store' 'store_ln73' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.42>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln73 = br void %._crit_edge4" [../CP_insertion.cpp:73]   --->   Operation 85 'br' 'br_ln73' <Predicate = (icmp_ln57 & !icmp_ln68)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [18]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [39]  (0.427 ns)

 <State 2>: 3.21ns
The critical path consists of the following:
	'load' operation ('t_load', ../CP_insertion.cpp:56) on local variable 't' [49]  (0 ns)
	'icmp' operation ('icmp_ln56', ../CP_insertion.cpp:56) [51]  (0.849 ns)
	'select' operation ('select_ln12', ../CP_insertion.cpp:12) [52]  (0.393 ns)
	'getelementptr' operation ('in_r_V_addr_1') [65]  (0 ns)
	'load' operation ('__Val2__') on array 'in_r.V', ../CP_insertion.cpp:14 [66]  (1.24 ns)
	blocking operation 0.733 ns on control path)

 <State 3>: 1.66ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'in_i.V', ../CP_insertion.cpp:15 [69]  (1.24 ns)
	'store' operation ('store_ln67', ../CP_insertion.cpp:67) of variable '__Result__' on local variable '__Val2__' [73]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
