
---------- Begin Simulation Statistics ----------
simSeconds                                   0.008078                       # Number of seconds simulated (Second)
simTicks                                   8078105142                       # Number of ticks simulated (Tick)
finalTick                                  8078105142                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    185.56                       # Real time elapsed on the host (Second)
hostTickRate                                 43532812                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     815896                       # Number of bytes of host memory used (Byte)
simInsts                                     50732710                       # Number of instructions simulated (Count)
simOps                                       82774671                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   273398                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     446071                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        24072392                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       60778386                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1597                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      60511355                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  8029                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              953192                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          1629922                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                763                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           23830847                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.539203                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.612085                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  9625273     40.39%     40.39% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  1574337      6.61%     47.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  1376604      5.78%     52.77% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2642660     11.09%     63.86% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2361340      9.91%     73.77% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1768901      7.42%     81.19% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  2433544     10.21%     91.41% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1020803      4.28%     95.69% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  1027385      4.31%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             23830847                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 386550     83.58%     83.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     83.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     83.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     83.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     83.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     83.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     83.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     83.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     83.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     83.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     83.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%     83.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     83.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                 18888      4.08%     87.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     87.66% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   120      0.03%     87.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   23      0.00%     87.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     87.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     87.69% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  26      0.01%     87.70% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     87.70% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     87.70% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     87.70% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd             1671      0.36%     88.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     88.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     88.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt             8405      1.82%     89.88% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     89.88% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult           24525      5.30%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     95.18% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  1788      0.39%     95.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  918      0.20%     95.76% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             7584      1.64%     97.40% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           12007      2.60%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       811086      1.34%      1.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     35978083     59.46%     60.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       132147      0.22%     61.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        17093      0.03%     61.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3563933      5.89%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          192      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     66.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         1428      0.00%     66.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu      1404359      2.32%     69.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            6      0.00%     69.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         3988      0.01%     69.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc       413810      0.68%     69.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     69.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1407      0.00%     69.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     69.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     69.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      3437240      5.68%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt       316517      0.52%     76.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv        66064      0.11%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      3016037      4.98%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     81.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      3204545      5.30%     86.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1617062      2.67%     89.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      4284935      7.08%     96.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      2241423      3.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      60511355                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        2.513724                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             462506                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.007643                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                99277743                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               38539730                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       37471294                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 46046349                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                23193723                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        22923894                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   37100656                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    23062119                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         60421502                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      7467105                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    89853                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          11320184                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       3666642                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     3853079                       # Number of stores executed (Count)
system.cpu0.numRate                          2.509992                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1337                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         241545                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                      186183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                   35781578                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     59826785                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              0.672759                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         0.672759                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              1.486416                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         1.486416                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  58806542                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 29389393                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   34169365                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  20405446                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   17808933                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  18812737                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 19686419                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     108                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       7499816                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      3877960                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       671800                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       145981                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                3751399                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          2510547                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            26005                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             1926973                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                1923811                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998359                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                 464288                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups         202331                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits            198910                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3421                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          750                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         923871                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            834                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            25633                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     23701112                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     2.524218                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     3.072292                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       10182259     42.96%     42.96% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2570975     10.85%     53.81% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        2713318     11.45%     65.26% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1482963      6.26%     71.51% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         873727      3.69%     75.20% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         636986      2.69%     77.89% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         518897      2.19%     80.08% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         188831      0.80%     80.87% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4533156     19.13%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     23701112                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            35781578                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              59826785                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   11236236                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      7401493                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        484                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   3628201                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  22849161                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   43057757                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls               461711                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass       793970      1.33%      1.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     35486454     59.32%     60.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       131851      0.22%     60.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        16865      0.03%     60.89% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3519991      5.88%     66.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          192      0.00%     66.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     66.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         1002      0.00%     66.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu      1394223      2.33%     69.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            6      0.00%     69.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         2600      0.00%     69.11% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc       412082      0.69%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          601      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     69.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      3435541      5.74%     75.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt       315604      0.53%     76.07% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv        65794      0.11%     76.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      3013773      5.04%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      3165187      5.29%     86.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      1603915      2.68%     89.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      4236306      7.08%     96.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2230828      3.73%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     59826785                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4533156                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      8734855                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          8734855                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      8734855                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         8734855                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       297509                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         297509                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       297509                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        297509                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data   7552152216                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total   7552152216                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data   7552152216                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total   7552152216                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      9032364                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      9032364                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      9032364                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      9032364                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.032938                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.032938                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.032938                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.032938                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 25384.617662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 25384.617662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 25384.617662                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 25384.617662                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        59536                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets           54                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs         3342                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     17.814482                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets           18                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        93666                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            93666                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       184206                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       184206                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       184206                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       184206                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       113303                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       113303                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       113303                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       113303                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   4857842223                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   4857842223                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   4857842223                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   4857842223                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.012544                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.012544                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.012544                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.012544                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 42874.789044                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 42874.789044                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 42874.789044                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 42874.789044                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                112694                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          211                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          211                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           31                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           31                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       596070                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       596070                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          242                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          242                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.128099                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.128099                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 19228.064516                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 19228.064516                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           31                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           31                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      1916083                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      1916083                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.128099                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.128099                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 61809.129032                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 61809.129032                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          242                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          242                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          242                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          242                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      4959436                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4959436                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       238404                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       238404                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data   3507157998                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   3507157998                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      5197840                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      5197840                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.045866                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.045866                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 14710.986384                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 14710.986384                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       184197                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       184197                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data        54207                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        54207                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data    852576570                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total    852576570                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.010429                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.010429                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 15728.163706                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 15728.163706                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      3775419                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       3775419                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data        59105                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        59105                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   4044994218                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   4044994218                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      3834524                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      3834524                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.015414                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.015414                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 68437.428610                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 68437.428610                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data            9                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total            9                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        59096                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        59096                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   4005265653                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   4005265653                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.015412                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.015412                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 67775.579616                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 67775.579616                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          510.056933                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             8848652                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            113249                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             78.134482                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             189144                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   510.056933                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.996205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.996205                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           91                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          421                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          72376033                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         72376033                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 4347279                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             10011691                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  9129611                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               315432                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 26834                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             1915471                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  953                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              61138086                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 4588                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           4237271                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      36697948                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    3751399                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2587009                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     19560684                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  55544                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 673                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         4405                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  4143493                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3988                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          23830847                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.575064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.446529                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                14088501     59.12%     59.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  726946      3.05%     62.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  312621      1.31%     63.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  657065      2.76%     66.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  691089      2.90%     69.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  625083      2.62%     71.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  542173      2.28%     74.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  599195      2.51%     76.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 5588174     23.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            23830847                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.155838                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.524483                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      4140863                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          4140863                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      4140863                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         4140863                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         2629                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           2629                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         2629                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          2629                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    202531265                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    202531265                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    202531265                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    202531265                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      4143492                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      4143492                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      4143492                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      4143492                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000634                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000634                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000634                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000634                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 77037.377330                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 77037.377330                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 77037.377330                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 77037.377330                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1706                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           13                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    131.230769                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         1478                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             1478                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          638                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          638                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          638                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          638                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         1991                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         1991                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         1991                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         1991                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    157592249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    157592249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    157592249                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    157592249                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000481                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000481                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000481                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000481                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 79152.309895                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 79152.309895                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 79152.309895                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 79152.309895                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  1478                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      4140863                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        4140863                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         2629                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         2629                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    202531265                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    202531265                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      4143492                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      4143492                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000634                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000634                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 77037.377330                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 77037.377330                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          638                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          638                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         1991                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         1991                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    157592249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    157592249                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000481                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000481                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 79152.309895                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 79152.309895                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          510.535682                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             4142853                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              1990                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           2081.835678                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   510.535682                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.997140                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.997140                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          134                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          106                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          268                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          33149926                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         33149926                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    26834                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                    369272                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                   34315                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              60779983                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                2878                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 7499816                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                3877960                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  619                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                     3549                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                   27816                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           293                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         15274                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        11999                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               27273                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                60404738                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               60395188                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 43695717                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 75232481                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       2.508898                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.580809                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst          115                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data        44167                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total           44282                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst          115                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data        44167                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total          44282                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst         1873                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data        69082                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total         70955                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst         1873                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data        69082                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total        70955                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst    154753092                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data   4432023540                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total   4586776632                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst    154753092                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data   4432023540                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total   4586776632                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst         1988                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data       113249                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total       115237                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst         1988                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data       113249                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total       115237                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.942153                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.610001                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.615731                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.942153                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.610001                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.615731                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 82623.113721                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 64155.981877                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 64643.458981                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 82623.113721                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 64155.981877                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 64643.458981                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks        23906                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total           23906                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst         1873                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data        69082                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total        70955                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst         1873                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data        69082                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total        70955                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst    142285572                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data   3971937420                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total   4114222992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst    142285572                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data   3971937420                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total   4114222992                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.942153                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.610001                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.615731                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.942153                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.610001                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.615731                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 75966.669514                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 57495.981877                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 57983.552843                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 75966.669514                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 57495.981877                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 57983.552843                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements                27933                       # number of replacements (Count)
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst          115                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total          115                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst         1873                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total         1873                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst    154753092                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total    154753092                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst         1988                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total         1988                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.942153                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.942153                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 82623.113721                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 82623.113721                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst         1873                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total         1873                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst    142285572                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total    142285572                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.942153                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.942153                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 75966.669514                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 75966.669514                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data         8155                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total         8155                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data        50887                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total        50887                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data   3887810298                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total   3887810298                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data        59042                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total        59042                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.861878                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.861878                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 76400.854796                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 76400.854796                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data        50887                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total        50887                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data   3548902878                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total   3548902878                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.861878                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.861878                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 69740.854796                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 69740.854796                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data        36012                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total        36012                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data        18195                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total        18195                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data    544213242                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total    544213242                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data        54207                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total        54207                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.335658                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.335658                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 29910.043528                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 29910.043528                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data        18195                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total        18195                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data    423034542                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total    423034542                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.335658                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.335658                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 23250.043528                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 23250.043528                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::cpu0.data           52                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total           52                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data           33                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total           33                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data       783549                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total       783549                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data           85                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total           85                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data     0.388235                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.388235                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 23743.909091                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 23743.909091                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data           33                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total           33                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data       563769                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total       563769                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.388235                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.388235                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 17083.909091                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 17083.909091                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks         1476                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total         1476                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks         1476                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total         1476                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks        93666                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total        93666                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks        93666                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total        93666                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       24356.269900                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs             229486                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs            66923                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             3.429105                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks    69.032245                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst   839.084915                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 23448.152739                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.002107                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.025607                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.715581                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.743294                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        30789                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          305                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1          883                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2         3907                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3        25694                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.939606                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses          3738715                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses         3738715                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    2261610                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  98323                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 113                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                293                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 43217                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  37                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  3089                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           7401493                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             4.145662                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           10.712747                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               7170769     96.88%     96.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               44222      0.60%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              102548      1.39%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                1073      0.01%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                3956      0.05%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               13114      0.18%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               49010      0.66%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                8162      0.11%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                  86      0.00%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                  69      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                28      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                91      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                83      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                92      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                76      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                88      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169               113      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                84      0.00%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               166      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199               168      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209               299      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               430      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               674      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              2959      0.04%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              1247      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259               470      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269               123      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279               281      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289               511      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                52      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows             449      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1083                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             7401493                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                7460313                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                3853105                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     2036                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                   103360                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                4144158                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      941                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions             18                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean      6889104                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 9299554.383383                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value       155844                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value     26923383                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            9                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   8016103206                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED     62001936                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 26834                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 4485069                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                 609578                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          6403                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  9298988                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              9403975                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              61011129                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                62420                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                 73178                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                  6040                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               9207356                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           99988165                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  184015583                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                59629321                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 34360781                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             97648784                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 2339372                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    153                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                131                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  1539124                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        79906288                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      121631292                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                35781578                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  59826785                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp         56311                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty       117572                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean         1478                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict        23055                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq         4103                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp          113                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq        63225                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp        59052                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq         1991                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq        73353                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         5456                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       339514                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total            344970                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       221760                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     13250496                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total           13472256                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                      55435                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic              1538112                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples       170605                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.006805                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.082213                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0             169444     99.32%     99.32% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               1161      0.68%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total         170605                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy     139788405                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy      1988674                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy    113164056                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy       133200                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests       229497                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests       114258                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         1150                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         1150                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                  128                       # Number of system calls (Count)
system.cpu1.numCycles                         9112391                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       23438289                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     675                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      23298275                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  4516                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined              491078                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           944484                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                294                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            9081013                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.565603                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.732305                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  3986328     43.90%     43.90% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   673717      7.42%     51.32% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   153621      1.69%     53.01% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   747993      8.24%     61.24% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   716221      7.89%     69.13% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   707496      7.79%     76.92% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  1346179     14.82%     91.75% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   401765      4.42%     96.17% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   347693      3.83%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              9081013                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                 362672     89.96%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     8      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                1      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     89.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult           24611      6.10%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     96.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   197      0.05%     96.11% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  152      0.04%     96.15% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             3591      0.89%     97.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           11929      2.96%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       144158      0.62%      0.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     14162123     60.79%     61.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult          181      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        14522      0.06%     61.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd      2059871      8.84%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           80      0.00%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           56      0.00%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu       134657      0.58%     70.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          233      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        65739      0.28%     71.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     71.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift          102      0.00%     71.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     71.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     71.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1638400      7.03%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt        65410      0.28%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1474560      6.33%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead        23929      0.10%     84.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite         8381      0.04%     84.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      2063188      8.86%     93.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1442685      6.19%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      23298275                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.556769                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             403161                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.017304                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                33697936                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               12644860                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       12093840                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 22387304                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                11285255                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        11122068                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   12343589                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    11213689                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         23230301                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2069697                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                    67974                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           3516371                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       1273592                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1446674                       # Number of stores executed (Count)
system.cpu1.numRate                          2.549309                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            302                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          31378                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    15097119                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   14951132                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     22947886                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              0.609478                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         0.609478                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              1.640747                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         1.640747                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  22828439                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  9350956                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   15694327                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   9687175                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                    8558361                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   8670361                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  6071799                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      46                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       2084532                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1466103                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        40165                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores         1696                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                1314673                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          1310904                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            16361                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1004048                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                1003301                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999256                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                   1070                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups           1033                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                81                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             952                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           93                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts         490528                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            381                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            16319                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      9013367                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.545984                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     3.125298                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        4317001     47.90%     47.90% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         184285      2.04%     49.94% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2        1315352     14.59%     64.53% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         720952      8.00%     72.53% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         161782      1.79%     74.33% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         172101      1.91%     76.24% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         323774      3.59%     79.83% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          25196      0.28%     80.11% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1792924     19.89%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      9013367                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            14951132                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              22947886                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    3487033                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2044994                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        224                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   1257368                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  11086673                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   15248337                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  818                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass       134338      0.59%      0.59% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     13912389     60.63%     61.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult          165      0.00%     61.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        14519      0.06%     61.28% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd      2024131      8.82%     70.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           80      0.00%     70.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           32      0.00%     70.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.10% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu       130945      0.57%     70.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     70.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt          152      0.00%     70.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        65696      0.29%     70.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     70.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift           38      0.00%     70.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     70.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     70.95% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1638400      7.14%     78.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     78.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     78.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt        65408      0.29%     78.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     78.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     78.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1474560      6.43%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.80% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead        20756      0.09%     84.90% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite         7461      0.03%     84.93% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      2024238      8.82%     93.75% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1434578      6.25%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     22947886                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1792924                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3249384                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3249384                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3249384                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3249384                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       249053                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         249053                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       249053                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        249053                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data   4422290948                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   4422290948                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data   4422290948                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   4422290948                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      3498437                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      3498437                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      3498437                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      3498437                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.071190                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.071190                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.071190                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.071190                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 17756.425130                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 17756.425130                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 17756.425130                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 17756.425130                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs        44694                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets           94                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs         4240                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     10.541038                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets           47                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        49363                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            49363                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       173309                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       173309                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       173309                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       173309                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data        75744                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total        75744                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data        75744                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total        75744                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   1971510182                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   1971510182                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   1971510182                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   1971510182                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.021651                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.021651                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.021651                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.021651                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 26028.598727                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 26028.598727                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 26028.598727                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 26028.598727                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                 75165                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data           94                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total           94                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           18                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           18                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data       417915                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total       417915                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data          112                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total          112                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.160714                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.160714                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 23217.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 23217.500000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           18                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           18                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      1126872                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      1126872                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.160714                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.160714                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data        62604                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total        62604                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data          112                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total          112                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data          112                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total          112                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      1832467                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        1832467                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       224039                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       224039                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data   3199699764                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   3199699764                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      2056506                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2056506                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.108942                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.108942                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 14281.887368                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 14281.887368                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       173309                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       173309                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data        50730                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        50730                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data    765578322                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total    765578322                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.024668                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.024668                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 15091.234418                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 15091.234418                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      1416917                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       1416917                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        25014                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        25014                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   1222591184                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   1222591184                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      1441931                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      1441931                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.017348                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.017348                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 48876.276645                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 48876.276645                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        25014                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        25014                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   1205931860                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   1205931860                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.017348                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.017348                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 48210.276645                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 48210.276645                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          192.460788                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3325377                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             75710                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             43.922560                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick         5024896740                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   192.460788                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.375900                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.375900                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          503                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          503                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.982422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          28064998                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         28064998                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1131266                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              4217093                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  3497162                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               218949                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 16543                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              997386                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  206                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              23675709                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 1004                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1124177                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      15505832                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    1314673                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1004452                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      7938885                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                  33486                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                 166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         1034                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                  1097863                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  395                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           9081013                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.622526                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.427383                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 5173661     56.97%     56.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  297640      3.28%     60.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  115605      1.27%     61.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  510413      5.62%     67.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  295301      3.25%     70.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   49779      0.55%     70.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  347229      3.82%     74.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                   89453      0.99%     75.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2201932     24.25%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             9081013                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.144273                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.701621                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1097276                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1097276                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1097276                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1097276                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          587                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            587                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          587                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           587                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     27274698                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     27274698                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     27274698                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     27274698                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1097863                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1097863                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1097863                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1097863                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000535                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000535                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000535                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000535                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 46464.562181                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 46464.562181                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 46464.562181                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 46464.562181                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          272                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            7                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     38.857143                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks           59                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total               59                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           98                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           98                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           98                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           98                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          489                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          489                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          489                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          489                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     23369274                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     23369274                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     23369274                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     23369274                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000445                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000445                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000445                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000445                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 47789.926380                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 47789.926380                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 47789.926380                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 47789.926380                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                    59                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1097276                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1097276                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          587                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          587                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     27274698                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     27274698                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1097863                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1097863                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000535                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000535                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 46464.562181                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 46464.562181                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           98                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           98                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          489                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          489                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     23369274                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     23369274                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000445                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000445                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 47789.926380                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 47789.926380                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          134.863357                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1097765                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               489                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           2244.918200                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick         5024870766                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   134.863357                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.263405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.263405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          430                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          110                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          314                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.839844                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           8783393                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          8783393                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    16543                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    201879                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                   18994                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              23438964                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                 864                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 2084532                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1466103                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  256                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     4206                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                   10630                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            76                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         10969                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         5521                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               16490                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                23220114                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               23215908                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 17200815                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 30758601                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.547730                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.559220                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.inst           11                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::cpu1.data        31029                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total           31040                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.inst           11                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data        31029                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total          31040                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          478                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data        44681                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total         45159                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          478                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data        44681                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total        45159                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     22799511                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data   1676064258                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total   1698863769                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     22799511                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data   1676064258                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total   1698863769                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          489                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data        75710                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total        76199                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          489                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data        75710                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total        76199                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst     0.977505                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.590160                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.592646                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst     0.977505                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.590160                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.592646                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 47697.721757                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 37511.789306                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 37619.605594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 47697.721757                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 37511.789306                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 37619.605594                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks          717                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total             717                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          478                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data        44681                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total        45159                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          478                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data        44681                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total        45159                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst     19616031                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data   1378488798                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total   1398104829                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst     19616031                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data   1378488798                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total   1398104829                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst     0.977505                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.590160                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.592646                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst     0.977505                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.590160                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.592646                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 41037.721757                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 30851.789306                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 30959.605594                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 41037.721757                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 30851.789306                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 30959.605594                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements                 4406                       # number of replacements (Count)
system.cpu1.l2cache.ReadCleanReq.hits::cpu1.inst           11                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total           11                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          478                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          478                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     22799511                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     22799511                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          489                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          489                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst     0.977505                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.977505                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 47697.721757                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 47697.721757                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          478                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          478                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst     19616031                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     19616031                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst     0.977505                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.977505                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 41037.721757                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 41037.721757                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data         5799                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total         5799                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data        19181                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total        19181                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data   1139444748                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total   1139444748                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data        24980                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total        24980                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.767854                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.767854                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 59404.866691                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 59404.866691                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data        19181                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total        19181                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data   1011699288                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total   1011699288                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.767854                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.767854                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 52744.866691                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 52744.866691                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data        25230                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total        25230                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data        25500                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total        25500                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data    536619510                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total    536619510                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data        50730                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total        50730                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.502661                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.502661                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 21043.902353                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 21043.902353                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data        25500                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total        25500                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data    366789510                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total    366789510                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.502661                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.502661                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 14383.902353                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 14383.902353                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::cpu1.data           14                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total           14                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data           38                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total           38                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data       823176                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total       823176                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data           52                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total           52                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data     0.730769                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.730769                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data 21662.526316                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 21662.526316                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data           38                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total           38                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data       570096                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total       570096                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.730769                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.730769                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 15002.526316                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 15002.526316                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackClean.hits::writebacks           58                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total           58                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks           58                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total           58                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks        49363                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total        49363                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks        49363                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total        49363                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse        7699.909095                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs             151474                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs            39069                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             3.877089                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick        5024863773                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     0.073440                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst   108.536079                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data  7591.299577                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.003312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.231668                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.234983                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        27449                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1          857                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2         4030                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3        22562                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.837677                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses          2462653                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses         2462653                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                       4726                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                  39538                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 76                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 24064                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   7                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  4093                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2044994                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             7.866338                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           14.774819                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1824185     89.20%     89.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               30621      1.50%     90.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               67402      3.30%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                2104      0.10%     94.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                5532      0.27%     94.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               25661      1.25%     95.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               75375      3.69%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               13907      0.68%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                 138      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                  23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows               6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             325                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2044994                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2061387                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1446678                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     1313                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                   101924                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1098029                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                      243                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean      1250082                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 897598.519611                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value       615384                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value      1884780                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   8075604978                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED      2500164                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 16543                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1223454                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                 297038                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          1129                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  3617531                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              3925318                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              23588693                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                58489                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                 56396                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                   425                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               3762220                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           42952545                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   75732207                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                23349818                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 15780402                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             41487366                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 1465179                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     46                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 46                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  1043212                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        30656803                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       46944499                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                14951132                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  22947886                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp         51240                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty        50080                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean           59                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict        29491                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         4349                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp           71                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq        27897                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp        24994                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          489                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq        59382                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         1037                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       226743                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total            227780                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        35072                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      8006912                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total            8041984                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                      20326                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic                48128                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples        96523                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.003139                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.055940                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0              96220     99.69%     99.69% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1                303      0.31%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total          96523                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy      83356227                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       488511                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy     75651606                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy        41292                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests       151475                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests        75276                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops          302                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops          302                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                   100                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                  9899                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   320                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                  7555                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     17874                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                  100                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                 9899                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  320                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                 7555                       # number of overall hits (Count)
system.l3.overallHits::total                    17874                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                1772                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               44624                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                 158                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data                8410                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   54964                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               1772                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              44624                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                158                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data               8410                       # number of overall misses (Count)
system.l3.overallMisses::total                  54964                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      127459746                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     3256668738                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst       11650005                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data      768045519                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         4163824008                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     127459746                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    3256668738                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst      11650005                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data     768045519                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        4163824008                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              1872                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             54523                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               478                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data             15965                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 72838                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             1872                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            54523                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              478                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data            15965                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                72838                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.946581                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.818444                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.330544                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.526777                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.754606                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.946581                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.818444                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.330544                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.526777                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.754606                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 71929.879233                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 72980.206570                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 73734.208861                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 91325.269798                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    75755.476457                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 71929.879233                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 72980.206570                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 73734.208861                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 91325.269798                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   75755.476457                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrHits::cpu0.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                     3                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                    3                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst            1769                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           44624                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst             158                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data            8410                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               54961                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           1769                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          44624                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst            158                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data           8410                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              54961                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    115318886                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   2952066807                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst     10572751                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data    710638670                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     3788597114                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    115318886                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   2952066807                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst     10572751                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data    710638670                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    3788597114                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.944979                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.818444                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.330544                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.526777                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.754565                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.944979                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.818444                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.330544                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.526777                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.754565                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 65188.742793                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 66154.240028                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 66916.145570                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 84499.247325                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 68932.463274                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 65188.742793                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 66154.240028                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 66916.145570                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 84499.247325                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 68932.463274                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.dataExpansions                        21217                       # number of data expansions (Count)
system.l3.dataContractions                         83                       # number of data contractions (Count)
system.l3.ReadExReq.hits::cpu0.data              2792                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data               879                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  3671                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           42093                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data            8398                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               50491                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   3077059527                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data    767119446                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     3844178973                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         44885                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data          9277                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             54162                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.937797                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.905250                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.932222                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 73101.454565                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 91345.492498                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 76135.924680                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        42093                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data         8398                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           50491                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   2789733764                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data    709794761                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   3499528525                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.937797                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.905250                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.932222                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 66275.479628                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 84519.500000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 69309.946822                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst           100                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data          7107                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           320                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data          6676                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             14203                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         1772                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data         2531                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst          158                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data           12                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total            4473                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    127459746                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data    179609211                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst     11650005                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data       926073                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total    319645035                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         1872                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data         9638                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          478                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data         6688                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total         18676                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.946581                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.262606                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.330544                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.001794                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.239505                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 71929.879233                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 70963.734097                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 73734.208861                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 77172.750000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 71460.995976                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total             3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         1769                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data         2531                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst          158                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data           12                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total         4470                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    115318886                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data    162333043                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst     10572751                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data       843909                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total    289068589                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.944979                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.262606                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.330544                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.001794                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.239345                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 65188.742793                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 64137.907151                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 66916.145570                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 70325.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 64668.588143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data             4420                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data             5966                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                10386                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data         4420                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data         5966                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total            10386                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks        24623                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total            24623                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks        24623                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total        24623                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.compressor.compressions               79584                       # Total number of compressions (Count)
system.l3.compressor.failedCompressions         29235                       # Total number of failed compressions (Count)
system.l3.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressionSize::16            0                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressionSize::32            0                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressionSize::64        50349                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressionSize::128            0                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressionSize::256            0                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressionSize::512        29235                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressionSizeBits     18190656                       # Total compressed data size (Bit)
system.l3.compressor.avgCompressionSizeBits   228.571773                       # Average compression size ((Bit/Count))
system.l3.compressor.decompressions                12                       # Total number of decompressions (Count)
system.l3.compressor.patterns::X               281644                       # Number of data entries that match pattern X (Count)
system.l3.compressor.patterns::M               355028                       # Number of data entries that match pattern M (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 20877.227595                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       113062                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      54961                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.057131                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu0.inst     1429.034429                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    27804.651903                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       36.957395                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data     2673.587256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.007268                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.141422                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000188                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.013599                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.162477                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          54961                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  113                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  159                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                    4                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                54685                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.279546                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    2768521                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   5482081                       # Number of data accesses (Count)
system.l3.tags.evictionsReplacement::0          76261                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.l3.tags.evictionsReplacement::1              0                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.l3.tags.evictionsReplacement::2              0                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu0.inst::samples      1769.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples     44624.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples       158.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples      8410.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000667510                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              109777                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       54961                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     54961                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 54961                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   45870                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    8606                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     365                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3517504                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              435436768.66888690                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    8078022891                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     146977.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       113216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data      2855936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst        10112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data       538240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 14015167.914980821311                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 353540335.239177048206                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 1251778.705803826917                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 66629486.808925218880                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         1769                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data        44624                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst          158                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data         8410                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     48336949                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data   1268346918                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      4589886                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data    392498430                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     27324.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     28422.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     29049.91                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     46670.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       113216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data      2855936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst        10112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data       538240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3517504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       113216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst        10112                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       123328                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         1769                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data        44624                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst          158                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data         8410                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           54961                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst      14015168                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data     353540335                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst       1251779                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      66629487                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         435436769                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst     14015168                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst      1251779                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      15266947                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst     14015168                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data    353540335                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst      1251779                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     66629487                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        435436769                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                54961                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3443                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3337                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         3374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3383                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3618                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         3575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               683253433                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             274805000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1713772183                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12431.60                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31181.60                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               38738                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            70.48                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        16215                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   216.806660                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   118.394809                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   312.041722                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         9264     57.13%     57.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         4108     25.33%     82.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          347      2.14%     84.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          211      1.30%     85.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          144      0.89%     86.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          118      0.73%     87.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           77      0.47%     88.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           94      0.58%     88.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1852     11.42%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        16215                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3517504                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              435.436769                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.40                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               70.48                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        57269940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        30416925                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      195471780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 637381680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   1707685800                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1663941600                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    4292167725                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   531.333481                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4302365486                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    269620000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3506119656                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        58562280                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        31119000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      196949760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 637381680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1701127950                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1669464000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    4294604670                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   531.635154                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4316601189                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    269620000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3491883953                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                4470                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               281                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              50517                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             50491                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           4470                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       110229                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       110229                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  110229                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      3517504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      3517504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  3517504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              307                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              55268                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    55268    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                55268                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy            74488671                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          294450601                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          55268                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          307                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp              46045                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty        24623                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict             6896                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq            10667                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp           10667                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             59472                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            59472                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq         46045                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port       159095                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port        71832                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total                 230927                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port      5139264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port      1098240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total                 6237504                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                           32960                       # Total snoops (Count)
system.tol3bus.snoopTraffic                   2091456                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            116184                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.371936                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.483323                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   72971     62.81%     62.81% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                   43213     37.19%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              116184                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   8078105142                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           65584017                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          67916339                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy          41051571                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        147703                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests        58538                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests        18546                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
