// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "10/14/2022 23:24:53"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processador (
	run,
	resetn,
	clock,
	done,
	r0,
	r1,
	r2,
	r3);
input 	run;
input 	resetn;
input 	clock;
output 	done;
output 	[15:0] r0;
output 	[15:0] r1;
output 	[15:0] r2;
output 	[15:0] r3;

// Design Ports Information
// done	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[0]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[1]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[2]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[3]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[4]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[5]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[6]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[7]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[8]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[9]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[10]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[11]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[12]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[13]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[14]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r0[15]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[0]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[1]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[2]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[3]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[4]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[5]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[6]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[7]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[8]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[9]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[10]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[11]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[12]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[13]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[14]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[15]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[0]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[1]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[2]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[3]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[4]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[5]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[6]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[7]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[8]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[9]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[10]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[11]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[12]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[13]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[14]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[15]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[0]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[1]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[3]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[4]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[5]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[6]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[7]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[8]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[9]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[10]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[11]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[12]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[13]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[14]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r3[15]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// run	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetn	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("praticaII_v_fast.sdo");
// synopsys translate_on

wire \ALU|Add0~3_combout ;
wire \ALU|Add0~6_combout ;
wire \ALU|Add0~21_combout ;
wire \ALU|Add0~34 ;
wire \ALU|Add0~36_combout ;
wire \ALU|Add0~37 ;
wire \ALU|Add0~39_combout ;
wire \ALU|Add0~40 ;
wire \ALU|Add0~42_combout ;
wire \ALU|Add0~43 ;
wire \ALU|Add0~45_combout ;
wire \ALU|Add0~46 ;
wire \ALU|Add0~48_combout ;
wire \COUNTER_R7|Add0~8_combout ;
wire \COUNTER_R7|Add0~10_combout ;
wire \Control_FSM|wren~regout ;
wire \B|Mux0~3_combout ;
wire \ALU|reg_alu~0_combout ;
wire \ALU|ShiftRight0~15_combout ;
wire \ALU|Mux1~0_combout ;
wire \ALU|ShiftLeft0~5_combout ;
wire \ALU|ShiftRight0~17_combout ;
wire \ALU|ShiftRight0~19_combout ;
wire \ALU|Mux1~1_combout ;
wire \ALU|Mux1~2_combout ;
wire \ALU|Mux1~3_combout ;
wire \ALU|Mux1~4_combout ;
wire \ALU|Mux1~5_combout ;
wire \ALU|Mux1~6_combout ;
wire \ALU|ShiftLeft0~6_combout ;
wire \ALU|ShiftLeft0~7_combout ;
wire \ALU|ShiftRight0~25_combout ;
wire \ALU|ShiftLeft0~14_combout ;
wire \ALU|ShiftLeft0~15_combout ;
wire \ALU|Mux5~5_combout ;
wire \ALU|Mux6~2_combout ;
wire \ALU|ShiftLeft0~22_combout ;
wire \ALU|ShiftLeft0~23_combout ;
wire \ALU|Mux6~3_combout ;
wire \ALU|Add0~20_combout ;
wire \ALU|Mux6~4_combout ;
wire \ALU|Mux6~5_combout ;
wire \ALU|ShiftLeft0~24_combout ;
wire \ALU|ShiftRight0~34_combout ;
wire \ALU|ShiftLeft0~28_combout ;
wire \ALU|Add0~26_combout ;
wire \ALU|reg_alu~4_combout ;
wire \ALU|Mux10~0_combout ;
wire \ALU|Add0~32_combout ;
wire \ALU|Add0~35_combout ;
wire \ALU|ShiftLeft0~37_combout ;
wire \ALU|Mux12~0_combout ;
wire \ALU|Mux12~1_combout ;
wire \ALU|reg_alu~6_combout ;
wire \ALU|Mux12~2_combout ;
wire \ALU|Add0~38_combout ;
wire \ALU|Mux12~3_combout ;
wire \ALU|Mux12~combout ;
wire \ALU|ShiftLeft0~38_combout ;
wire \ALU|Mux13~5_combout ;
wire \ALU|Mux13~6_combout ;
wire \ALU|reg_alu~7_combout ;
wire \ALU|Mux13~7_combout ;
wire \ALU|Add0~41_combout ;
wire \ALU|Mux13~8_combout ;
wire \ALU|Mux13~combout ;
wire \ALU|reg_alu~8_combout ;
wire \ALU|Mux15~0_combout ;
wire \ALU|Mux14~2_combout ;
wire \ALU|Mux14~3_combout ;
wire \ALU|Mux15~1_combout ;
wire \ALU|Add0~44_combout ;
wire \ALU|Mux14~4_combout ;
wire \ALU|Mux14~5_combout ;
wire \ALU|Mux14~6_combout ;
wire \ALU|reg_alu~9_combout ;
wire \ALU|Mux15~2_combout ;
wire \ALU|Mux15~3_combout ;
wire \ALU|Add0~47_combout ;
wire \ALU|Mux15~4_combout ;
wire \ALU|Mux15~5_combout ;
wire \ALU|Mux15~6_combout ;
wire \Control_FSM|bope~4_combout ;
wire \MUX|Mux3~0_combout ;
wire \MUX|Mux3~23_combout ;
wire \MUX|Mux3~24_combout ;
wire \MUX|Mux3~25_combout ;
wire \MUX|Mux3~26_combout ;
wire \MUX|Mux3~27_combout ;
wire \MUX|Mux3~28_combout ;
wire \MUX|Mux9~0_combout ;
wire \MUX|Mux9~1_combout ;
wire \MUX|Mux9~2_combout ;
wire \MUX|Mux9~3_combout ;
wire \MUX|Mux9~4_combout ;
wire \MUX|Mux9~5_combout ;
wire \COUNTER_R7|r7[5]~5_combout ;
wire \MUX|Mux15~0_combout ;
wire \MUX|Mux15~1_combout ;
wire \MUX|Mux15~2_combout ;
wire \MUX|Mux27~0_combout ;
wire \MUX|Mux30~0_combout ;
wire \COUNTER_R7|r7[10]~9_combout ;
wire \MUX|Mux30~1_combout ;
wire \MUX|Mux30~2_combout ;
wire \MUX|Mux30~3_combout ;
wire \MUX|Mux30~4_combout ;
wire \MUX|Mux30~5_combout ;
wire \MUX|Mux33~0_combout ;
wire \COUNTER_R7|r7[12]~11_combout ;
wire \MUX|Mux36~1_combout ;
wire \MUX|Mux36~2_combout ;
wire \MUX|Mux39~0_combout ;
wire \COUNTER_R7|r7[13]~12_combout ;
wire \MUX|Mux39~1_combout ;
wire \MUX|Mux39~2_combout ;
wire \MUX|Mux39~3_combout ;
wire \MUX|Mux39~4_combout ;
wire \MUX|Mux39~5_combout ;
wire \COUNTER_R7|r7[14]~13_combout ;
wire \MUX|Mux42~1_combout ;
wire \MUX|Mux42~2_combout ;
wire \MUX|Mux42~3_combout ;
wire \MUX|Mux42~4_combout ;
wire \Control_FSM|r2_in~0_combout ;
wire \Control_FSM|WideOr4~0_combout ;
wire \Control_FSM|Tstate.T1~regout ;
wire \Control_FSM|select~2_combout ;
wire \Control_FSM|select~3_combout ;
wire \Control_FSM|select~4_combout ;
wire \Control_FSM|select~5_combout ;
wire \Control_FSM|select~6_combout ;
wire \Control_FSM|Mux2~2_combout ;
wire \Control_FSM|select~8_combout ;
wire \Control_FSM|select~10_combout ;
wire \Control_FSM|Mux8~0_combout ;
wire \Control_FSM|select~17_combout ;
wire \Control_FSM|select~18_combout ;
wire \Control_FSM|select~19_combout ;
wire \Control_FSM|Mux2~4_combout ;
wire \Control_FSM|select~20_combout ;
wire \Control_FSM|select~21_combout ;
wire \Control_FSM|Mux7~0_combout ;
wire \Control_FSM|select~25_combout ;
wire \Control_FSM|select~26_combout ;
wire \Control_FSM|select~27_combout ;
wire \Control_FSM|select~31_combout ;
wire \Control_FSM|select~34_combout ;
wire \Control_FSM|Selector16~0_combout ;
wire \Control_FSM|wren~0_combout ;
wire \ALU|ShiftRight0~35_combout ;
wire \ALU|Mux6~6_combout ;
wire \ALU|Mux14~7_combout ;
wire \ALU|Mux13~9_combout ;
wire \IR|reg_ir[2]~feeder_combout ;
wire \R4|data_r[5]~feeder_combout ;
wire \G|g_reg[1]~feeder_combout ;
wire \G|g_reg[2]~feeder_combout ;
wire \G|g_reg[10]~feeder_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \run~combout ;
wire \resetn~combout ;
wire \Control_FSM|Selector17~0_combout ;
wire \Control_FSM|Tstate.T2~regout ;
wire \Control_FSM|Selector18~0_combout ;
wire \Control_FSM|Tstate.T3~regout ;
wire \COUNTER_R7|Add0~4_combout ;
wire \Control_FSM|Mux2~1_combout ;
wire \Control_FSM|g_in~0_combout ;
wire \Control_FSM|Selector19~0_combout ;
wire \Control_FSM|Tstate.T4~regout ;
wire \Control_FSM|pc_in~0_combout ;
wire \Control_FSM|Selector20~0_combout ;
wire \Control_FSM|Tstate.T5~regout ;
wire \Control_FSM|pc_in~1_combout ;
wire \Control_FSM|pc_in~regout ;
wire \COUNTER_R7|Add0~5 ;
wire \COUNTER_R7|Add0~6_combout ;
wire \COUNTER_R7|r7[3]~3_combout ;
wire \COUNTER_R7|Add0~7 ;
wire \COUNTER_R7|Add0~9 ;
wire \COUNTER_R7|Add0~11 ;
wire \COUNTER_R7|Add0~12_combout ;
wire \R0|data_r~4_combout ;
wire \R0|data_r[4]~feeder_combout ;
wire \Control_FSM|Mux20~0_combout ;
wire \Control_FSM|r0_in~0_combout ;
wire \Control_FSM|r0_in~1_combout ;
wire \Control_FSM|r0_in~2_combout ;
wire \Control_FSM|r0_in~regout ;
wire \Control_FSM|select~24_combout ;
wire \Control_FSM|mvt~3_combout ;
wire \Control_FSM|select~37_combout ;
wire \Control_FSM|select~38_combout ;
wire \Control_FSM|Selector15~0_combout ;
wire \Control_FSM|Tstate.000~regout ;
wire \Control_FSM|select~33_combout ;
wire \Control_FSM|select~35_combout ;
wire \Control_FSM|select~32_combout ;
wire \Control_FSM|select~36_combout ;
wire \Control_FSM|select~39_combout ;
wire \MUX|Mux3~10_combout ;
wire \Control_FSM|Mux7~1_combout ;
wire \Control_FSM|Mux2~0_combout ;
wire \Control_FSM|Mux7~2_combout ;
wire \Control_FSM|Mux2~3_combout ;
wire \Control_FSM|Mux7~3_combout ;
wire \Control_FSM|select~22_combout ;
wire \Control_FSM|select~13_combout ;
wire \Control_FSM|select~14_combout ;
wire \Control_FSM|Selector19~1_combout ;
wire \Control_FSM|select~15_combout ;
wire \Control_FSM|select~16_combout ;
wire \Control_FSM|select~23_combout ;
wire \MUX|Mux3~1_combout ;
wire \Control_FSM|select~28_combout ;
wire \Control_FSM|select~29_combout ;
wire \Control_FSM|select~30_combout ;
wire \MUX|Mux3~3_combout ;
wire \MUX|Mux3~4_combout ;
wire \MUX|Mux3~22_combout ;
wire \Control_FSM|r1_in~0_combout ;
wire \Control_FSM|r1_in~1_combout ;
wire \Control_FSM|r1_in~regout ;
wire \R4|data_r[4]~feeder_combout ;
wire \Control_FSM|r4_in~0_combout ;
wire \Control_FSM|r4_in~regout ;
wire \MUX|Mux3~2_combout ;
wire \MUX|Mux3~13_combout ;
wire \MUX|Mux3~14_combout ;
wire \MUX|Mux3~15_combout ;
wire \MUX|Mux3~16_combout ;
wire \Control_FSM|r5_in~0_combout ;
wire \Control_FSM|r5_in~regout ;
wire \Control_FSM|ula[0]~2_combout ;
wire \Control_FSM|ula~5_combout ;
wire \Control_FSM|ula~6_combout ;
wire \Control_FSM|g_in~1_combout ;
wire \Control_FSM|ula[0]~4_combout ;
wire \Control_FSM|ula~1_combout ;
wire \Control_FSM|ula~3_combout ;
wire \ALU|Mux16~0_combout ;
wire \ALU|Mux16~0clkctrl_outclk ;
wire \MUX|Mux3~5_combout ;
wire \MUX|Mux45~8_combout ;
wire \MUX|Mux45~9_combout ;
wire \R0|data_r~11_combout ;
wire \Control_FSM|r3_in~0_combout ;
wire \Control_FSM|r3_in~regout ;
wire \MUX|Mux33~3_combout ;
wire \COUNTER_R7|r7[11]~10_combout ;
wire \MUX|Mux3~18_combout ;
wire \MUX|Mux3~17_combout ;
wire \MUX|Mux45~5_combout ;
wire \MUX|Mux45~6_combout ;
wire \R0|data_r~5_combout ;
wire \MUX|Mux15~4_combout ;
wire \Control_FSM|r2_in~1_combout ;
wire \Control_FSM|r2_in~regout ;
wire \MUX|Mux3~19_combout ;
wire \MUX|Mux15~3_combout ;
wire \MUX|Mux15~5_combout ;
wire \R0|data_r~6_combout ;
wire \R2|data_r[6]~feeder_combout ;
wire \R3|data_r[6]~feeder_combout ;
wire \Control_FSM|dout_in~0_combout ;
wire \Control_FSM|dout_in~1_combout ;
wire \Control_FSM|dout_in~regout ;
wire \Control_FSM|dout_in~clkctrl_outclk ;
wire \Control_FSM|addr_in~0_combout ;
wire \Control_FSM|addr_in~1_combout ;
wire \Control_FSM|addr_in~2_combout ;
wire \Control_FSM|addr_in~regout ;
wire \Control_FSM|addr_in~clkctrl_outclk ;
wire \R0|data_r~7_combout ;
wire \MUX|Mux21~4_combout ;
wire \Control_FSM|WideOr0~0_combout ;
wire \Control_FSM|a_in~0_combout ;
wire \Control_FSM|a_in~1_combout ;
wire \Control_FSM|a_in~regout ;
wire \ALU|ShiftLeft0~8_combout ;
wire \A|reg_a[6]~feeder_combout ;
wire \ALU|ShiftLeft0~20_combout ;
wire \ALU|ShiftLeft0~25_combout ;
wire \ALU|ShiftLeft0~9_combout ;
wire \ALU|ShiftLeft0~26_combout ;
wire \Control_FSM|ula~7_combout ;
wire \ALU|Mux7~2_combout ;
wire \ALU|Mux11~0_combout ;
wire \ALU|Mux7~3_combout ;
wire \R0|data_r~12_combout ;
wire \MUX|Mux36~0_combout ;
wire \MUX|Mux3~6_combout ;
wire \MUX|Mux3~7_combout ;
wire \MUX|Mux45~7_combout ;
wire \MUX|Mux36~3_combout ;
wire \MUX|Mux36~4_combout ;
wire \MUX|Mux36~5_combout ;
wire \ALU|ShiftRight0~8_combout ;
wire \R0|data_r~15_combout ;
wire \MUX|Mux45~13_combout ;
wire \COUNTER_R7|r7[15]~14_combout ;
wire \MUX|Mux45~16_combout ;
wire \MUX|Mux45~11_combout ;
wire \MUX|Mux45~12_combout ;
wire \MUX|Mux45~14_combout ;
wire \MUX|Mux3~8_combout ;
wire \MUX|Mux3~9_combout ;
wire \MUX|Mux24~0_combout ;
wire \R1|data_r[15]~feeder_combout ;
wire \MUX|Mux45~10_combout ;
wire \MUX|Mux45~15_combout ;
wire \ALU|ShiftRight0~7_combout ;
wire \ALU|Mux8~0_combout ;
wire \ALU|ShiftLeft0~0_combout ;
wire \ALU|Mux8~1_combout ;
wire \ALU|Mux8~2_combout ;
wire \ALU|ShiftLeft0~11_combout ;
wire \ALU|ShiftLeft0~12_combout ;
wire \ALU|ShiftLeft0~13_combout ;
wire \ALU|Mux8~3_combout ;
wire \ALU|Add0~23_combout ;
wire \ALU|Add0~17_combout ;
wire \ALU|Add0~14_combout ;
wire \ALU|Add0~11_combout ;
wire \ALU|Add0~8_combout ;
wire \ALU|Add0~5_combout ;
wire \ALU|Add0~0_combout ;
wire \ALU|Add0~2_cout ;
wire \ALU|Add0~4 ;
wire \ALU|Add0~7 ;
wire \ALU|Add0~10 ;
wire \ALU|Add0~13 ;
wire \ALU|Add0~16 ;
wire \ALU|Add0~19 ;
wire \ALU|Add0~22 ;
wire \ALU|Add0~25 ;
wire \ALU|Add0~27_combout ;
wire \ALU|Mux8~4_combout ;
wire \ALU|Mux8~5_combout ;
wire \G|g_reg[8]~feeder_combout ;
wire \Control_FSM|g_in~2_combout ;
wire \Control_FSM|g_in~regout ;
wire \R0|data_r~8_combout ;
wire \R0|data_r~9_combout ;
wire \MUX|Mux27~3_combout ;
wire \ALU|ShiftRight0~16_combout ;
wire \ALU|ShiftRight0~13_combout ;
wire \ALU|ShiftRight0~14_combout ;
wire \ALU|Mux9~0_combout ;
wire \ALU|Add0~29_combout ;
wire \ALU|Add0~28 ;
wire \ALU|Add0~30_combout ;
wire \ALU|reg_alu~3_combout ;
wire \ALU|Mux11~2_combout ;
wire \ALU|Mux11~1_combout ;
wire \ALU|Mux9~1_combout ;
wire \ALU|ShiftLeft0~29_combout ;
wire \ALU|ShiftLeft0~27_combout ;
wire \ALU|ShiftLeft0~30_combout ;
wire \ALU|Mux9~2_combout ;
wire \ALU|Mux9~3_combout ;
wire \ALU|Mux9~4_combout ;
wire \G|g_reg[9]~feeder_combout ;
wire \COUNTER_R7|r7[9]~8_combout ;
wire \MUX|Mux27~1_combout ;
wire \MUX|Mux27~2_combout ;
wire \MUX|Mux27~4_combout ;
wire \MUX|Mux27~5_combout ;
wire \R0|data_r~14_combout ;
wire \R1|data_r[14]~feeder_combout ;
wire \MUX|Mux42~0_combout ;
wire \MUX|Mux42~5_combout ;
wire \COUNTER_R7|r7[8]~7_combout ;
wire \MUX|Mux24~2_combout ;
wire \MUX|Mux24~3_combout ;
wire \MUX|Mux24~4_combout ;
wire \MUX|Mux24~5_combout ;
wire \MUX|Mux24~1_combout ;
wire \MUX|Mux24~6_combout ;
wire \ALU|ShiftRight0~5_combout ;
wire \ALU|ShiftRight0~32_combout ;
wire \ALU|Add0~24_combout ;
wire \ALU|Mux5~3_combout ;
wire \ALU|Mux5~4_combout ;
wire \ALU|Mux7~4_combout ;
wire \ALU|Mux7~5_combout ;
wire \ALU|Mux7~6_combout ;
wire \MUX|Mux3~20_combout ;
wire \Control_FSM|ir_in~0_combout ;
wire \Control_FSM|ir_in~regout ;
wire \MUX|Mux3~21_combout ;
wire \MUX|Mux21~0_combout ;
wire \COUNTER_R7|r7[7]~6_combout ;
wire \MUX|Mux21~1_combout ;
wire \MUX|Mux21~2_combout ;
wire \MUX|Mux21~3_combout ;
wire \MUX|Mux21~5_combout ;
wire \MUX|Mux18~0_combout ;
wire \MUX|Mux18~1_combout ;
wire \MUX|Mux18~2_combout ;
wire \MUX|Mux18~3_combout ;
wire \MUX|Mux18~4_combout ;
wire \MUX|Mux18~5_combout ;
wire \MUX|Mux18~6_combout ;
wire \ALU|ShiftLeft0~1_combout ;
wire \ALU|ShiftLeft0~3_combout ;
wire \ALU|ShiftLeft0~2_combout ;
wire \ALU|ShiftLeft0~4_combout ;
wire \ALU|Mux5~2_combout ;
wire \ALU|ShiftRight0~28_combout ;
wire \ALU|ShiftRight0~29_combout ;
wire \ALU|ShiftRight0~21_combout ;
wire \ALU|ShiftRight0~30_combout ;
wire \ALU|ShiftRight0~31_combout ;
wire \ALU|ShiftLeft0~10_combout ;
wire \ALU|reg_alu~5_combout ;
wire \ALU|Mux11~3_combout ;
wire \ALU|ShiftLeft0~35_combout ;
wire \ALU|ShiftLeft0~34_combout ;
wire \ALU|ShiftLeft0~36_combout ;
wire \ALU|Mux11~4_combout ;
wire \ALU|Mux11~5_combout ;
wire \ALU|Mux11~6_combout ;
wire \MUX|Mux33~1_combout ;
wire \MUX|Mux33~2_combout ;
wire \MUX|Mux33~4_combout ;
wire \MUX|Mux33~5_combout ;
wire \ALU|ShiftRight0~4_combout ;
wire \ALU|ShiftRight0~6_combout ;
wire \ALU|ShiftRight0~10_combout ;
wire \ALU|ShiftRight0~9_combout ;
wire \ALU|ShiftRight0~11_combout ;
wire \ALU|Add0~15_combout ;
wire \ALU|ShiftRight0~33_combout ;
wire \ALU|Mux4~4_combout ;
wire \ALU|Mux4~5_combout ;
wire \ALU|Mux4~2_combout ;
wire \ALU|Mux0~0_combout ;
wire \ALU|Mux4~3_combout ;
wire \ALU|Mux4~6_combout ;
wire \MUX|Mux12~0_combout ;
wire \MUX|Mux12~1_combout ;
wire \MUX|Mux12~2_combout ;
wire \MUX|Mux12~3_combout ;
wire \MUX|Mux12~4_combout ;
wire \MUX|Mux12~5_combout ;
wire \COUNTER_R7|r7[4]~4_combout ;
wire \Control_FSM|mvt~1_combout ;
wire \Control_FSM|mvt~0_combout ;
wire \Control_FSM|mvt~2_combout ;
wire \Control_FSM|mvt~regout ;
wire \R0|data_r~2_combout ;
wire \R1|data_r[2]~feeder_combout ;
wire \MUX|Mux6~0_combout ;
wire \MUX|Mux6~1_combout ;
wire \MUX|Mux6~2_combout ;
wire \MUX|Mux6~3_combout ;
wire \MUX|Mux6~4_combout ;
wire \MUX|Mux6~5_combout ;
wire \COUNTER_R7|r7[2]~2_combout ;
wire \MUX|Mux50~0_combout ;
wire \MUX|Mux50~1_combout ;
wire \MUX|Mux50~2_combout ;
wire \MUX|Mux50~3_combout ;
wire \MUX|Mux50~3clkctrl_outclk ;
wire \COUNTER_R7|r7[1]~1_combout ;
wire \Control_FSM|select~7_combout ;
wire \Control_FSM|select~9_combout ;
wire \Control_FSM|Mux8~1_combout ;
wire \Control_FSM|Mux8~2_combout ;
wire \Control_FSM|Mux8~3_combout ;
wire \Control_FSM|select~11_combout ;
wire \Control_FSM|select~12_combout ;
wire \MUX|Mux3~11_combout ;
wire \MUX|Mux3~12_combout ;
wire \R0|data_r~0_combout ;
wire \R3|data_r[0]~feeder_combout ;
wire \ALU|Mux0~10_combout ;
wire \ALU|Mux0~1_combout ;
wire \ALU|Mux0~2_combout ;
wire \ALU|Mux0~3_combout ;
wire \ALU|Mux0~4_combout ;
wire \ALU|Mux0~5_combout ;
wire \ALU|Mux0~6_combout ;
wire \ALU|Mux0~7_combout ;
wire \ALU|Mux0~8_combout ;
wire \ALU|Mux0~9_combout ;
wire \ALU|Mux0~11_combout ;
wire \MUX|Mux1~0_combout ;
wire \MUX|Mux1~1_combout ;
wire \MUX|Mux1~2_combout ;
wire \MUX|Mux1~3_combout ;
wire \MUX|Mux1~4_combout ;
wire \MUX|Mux1~5_combout ;
wire \COUNTER_R7|r7[0]~15_combout ;
wire \Control_FSM|Selector21~2_combout ;
wire \Control_FSM|WideOr2~0_combout ;
wire \Control_FSM|Selector21~0_combout ;
wire \Control_FSM|ula[0]~0_combout ;
wire \Control_FSM|bope~0_combout ;
wire \Control_FSM|bope~1_combout ;
wire \Control_FSM|bope[1]~2_combout ;
wire \Control_FSM|bope[1]~3_combout ;
wire \ALU|ShiftRight0~22_combout ;
wire \ALU|ShiftRight0~23_combout ;
wire \ALU|ShiftRight0~24_combout ;
wire \ALU|ShiftLeft0~31_combout ;
wire \ALU|ShiftLeft0~32_combout ;
wire \ALU|ShiftLeft0~33_combout ;
wire \ALU|ShiftLeft0~21_combout ;
wire \ALU|Mux10~1_combout ;
wire \ALU|Add0~31 ;
wire \ALU|Add0~33_combout ;
wire \ALU|Mux10~2_combout ;
wire \ALU|Mux10~3_combout ;
wire \B|Mux0~2_combout ;
wire \ALU|Mux0~12_combout ;
wire \ALU|Mux13~4_combout ;
wire \ALU|Add0~18_combout ;
wire \ALU|Mux5~7_combout ;
wire \ALU|Mux5~8_combout ;
wire \ALU|ShiftLeft0~18_combout ;
wire \ALU|ShiftLeft0~16_combout ;
wire \ALU|ShiftLeft0~17_combout ;
wire \ALU|ShiftLeft0~19_combout ;
wire \ALU|Mux5~6_combout ;
wire \ALU|Mux5~9_combout ;
wire \B|Mux0~1_combout ;
wire \ALU|reg_alu~1_combout ;
wire \ALU|Add0~9_combout ;
wire \ALU|ShiftRight0~12_combout ;
wire \ALU|Mux2~2_combout ;
wire \ALU|Mux2~4_combout ;
wire \ALU|ShiftRight0~26_combout ;
wire \ALU|ShiftRight0~27_combout ;
wire \ALU|Mux2~7_combout ;
wire \ALU|Mux2~5_combout ;
wire \ALU|Mux2~6_combout ;
wire \ALU|Mux2~combout ;
wire \ALU|reg_alu~2_combout ;
wire \ALU|Add0~12_combout ;
wire \ALU|ShiftRight0~18_combout ;
wire \ALU|ShiftRight0~20_combout ;
wire \ALU|Mux2~3_combout ;
wire \ALU|Mux3~0_combout ;
wire \ALU|Mux3~1_combout ;
wire \ALU|Mux3~2_combout ;
wire \ALU|Mux3~3_combout ;
wire \ALU|Mux3~combout ;
wire \B|Mux0~0_combout ;
wire \B|Mux0~4_combout ;
wire \B|Mux0~5_combout ;
wire \Control_FSM|Selector21~1_combout ;
wire \Control_FSM|Selector21~3_combout ;
wire \Control_FSM|done~feeder_combout ;
wire \Control_FSM|done~regout ;
wire \R0|data_r~1_combout ;
wire \R0|data_r~3_combout ;
wire \R0|data_r~10_combout ;
wire \R0|data_r~13_combout ;
wire \R2|data_r[11]~feeder_combout ;
wire \R2|data_r[14]~feeder_combout ;
wire \R2|data_r[15]~feeder_combout ;
wire \R3|data_r[1]~feeder_combout ;
wire \R3|data_r[4]~feeder_combout ;
wire \R3|data_r[8]~feeder_combout ;
wire \R3|data_r[10]~feeder_combout ;
wire [15:0] \R1|data_r ;
wire [15:0] \R2|data_r ;
wire [15:0] \R3|data_r ;
wire [15:0] \R4|data_r ;
wire [15:0] \R5|data_r ;
wire [15:0] \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a ;
wire [15:0] \A|reg_a ;
wire [15:0] \MEM_DADOS|altsyncram_component|auto_generated|q_a ;
wire [15:0] \ALU|reg_alu ;
wire [2:0] \Control_FSM|ula ;
wire [1:0] \Control_FSM|bope ;
wire [7:0] \ADDR|reg_addr ;
wire [15:0] \IR|reg_ir ;
wire [15:0] \G|g_reg ;
wire [15:0] \R0|data_r ;
wire [15:0] \DOUT|dout_reg ;
wire [2:0] \IR|reg_rx ;
wire [15:0] \MUX|buswires ;
wire [2:0] \IR|reg_ry ;
wire [3:0] \Control_FSM|select ;

wire [15:0] \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [15:0] \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [0] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [1] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [2] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [3] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [4] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [5] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [6] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [7] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [8] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [9] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [10] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [11] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [12] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [13] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [14] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \MEM_DADOS|altsyncram_component|auto_generated|q_a [15] = \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [0] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [1] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [2] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [3] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [4] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [5] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [6] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [7] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [8] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] = \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: LCCOMB_X50_Y29_N18
cycloneii_lcell_comb \ALU|Add0~3 (
// Equation(s):
// \ALU|Add0~3_combout  = (\A|reg_a [0] & ((\ALU|Add0~0_combout  & (\ALU|Add0~2_cout  & VCC)) # (!\ALU|Add0~0_combout  & (!\ALU|Add0~2_cout )))) # (!\A|reg_a [0] & ((\ALU|Add0~0_combout  & (!\ALU|Add0~2_cout )) # (!\ALU|Add0~0_combout  & ((\ALU|Add0~2_cout ) 
// # (GND)))))
// \ALU|Add0~4  = CARRY((\A|reg_a [0] & (!\ALU|Add0~0_combout  & !\ALU|Add0~2_cout )) # (!\A|reg_a [0] & ((!\ALU|Add0~2_cout ) # (!\ALU|Add0~0_combout ))))

	.dataa(\A|reg_a [0]),
	.datab(\ALU|Add0~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~2_cout ),
	.combout(\ALU|Add0~3_combout ),
	.cout(\ALU|Add0~4 ));
// synopsys translate_off
defparam \ALU|Add0~3 .lut_mask = 16'h9617;
defparam \ALU|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneii_lcell_comb \ALU|Add0~6 (
// Equation(s):
// \ALU|Add0~6_combout  = ((\A|reg_a [1] $ (\ALU|Add0~5_combout  $ (!\ALU|Add0~4 )))) # (GND)
// \ALU|Add0~7  = CARRY((\A|reg_a [1] & ((\ALU|Add0~5_combout ) # (!\ALU|Add0~4 ))) # (!\A|reg_a [1] & (\ALU|Add0~5_combout  & !\ALU|Add0~4 )))

	.dataa(\A|reg_a [1]),
	.datab(\ALU|Add0~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~4 ),
	.combout(\ALU|Add0~6_combout ),
	.cout(\ALU|Add0~7 ));
// synopsys translate_off
defparam \ALU|Add0~6 .lut_mask = 16'h698E;
defparam \ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneii_lcell_comb \ALU|Add0~21 (
// Equation(s):
// \ALU|Add0~21_combout  = (\ALU|Add0~20_combout  & ((\A|reg_a [6] & (\ALU|Add0~19  & VCC)) # (!\A|reg_a [6] & (!\ALU|Add0~19 )))) # (!\ALU|Add0~20_combout  & ((\A|reg_a [6] & (!\ALU|Add0~19 )) # (!\A|reg_a [6] & ((\ALU|Add0~19 ) # (GND)))))
// \ALU|Add0~22  = CARRY((\ALU|Add0~20_combout  & (!\A|reg_a [6] & !\ALU|Add0~19 )) # (!\ALU|Add0~20_combout  & ((!\ALU|Add0~19 ) # (!\A|reg_a [6]))))

	.dataa(\ALU|Add0~20_combout ),
	.datab(\A|reg_a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~19 ),
	.combout(\ALU|Add0~21_combout ),
	.cout(\ALU|Add0~22 ));
// synopsys translate_off
defparam \ALU|Add0~21 .lut_mask = 16'h9617;
defparam \ALU|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
cycloneii_lcell_comb \ALU|Add0~33 (
// Equation(s):
// \ALU|Add0~33_combout  = (\ALU|Add0~32_combout  & ((\A|reg_a [10] & (\ALU|Add0~31  & VCC)) # (!\A|reg_a [10] & (!\ALU|Add0~31 )))) # (!\ALU|Add0~32_combout  & ((\A|reg_a [10] & (!\ALU|Add0~31 )) # (!\A|reg_a [10] & ((\ALU|Add0~31 ) # (GND)))))
// \ALU|Add0~34  = CARRY((\ALU|Add0~32_combout  & (!\A|reg_a [10] & !\ALU|Add0~31 )) # (!\ALU|Add0~32_combout  & ((!\ALU|Add0~31 ) # (!\A|reg_a [10]))))

	.dataa(\ALU|Add0~32_combout ),
	.datab(\A|reg_a [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~31 ),
	.combout(\ALU|Add0~33_combout ),
	.cout(\ALU|Add0~34 ));
// synopsys translate_off
defparam \ALU|Add0~33 .lut_mask = 16'h9617;
defparam \ALU|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneii_lcell_comb \ALU|Add0~36 (
// Equation(s):
// \ALU|Add0~36_combout  = ((\ALU|Add0~35_combout  $ (\A|reg_a [11] $ (!\ALU|Add0~34 )))) # (GND)
// \ALU|Add0~37  = CARRY((\ALU|Add0~35_combout  & ((\A|reg_a [11]) # (!\ALU|Add0~34 ))) # (!\ALU|Add0~35_combout  & (\A|reg_a [11] & !\ALU|Add0~34 )))

	.dataa(\ALU|Add0~35_combout ),
	.datab(\A|reg_a [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~34 ),
	.combout(\ALU|Add0~36_combout ),
	.cout(\ALU|Add0~37 ));
// synopsys translate_off
defparam \ALU|Add0~36 .lut_mask = 16'h698E;
defparam \ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneii_lcell_comb \ALU|Add0~39 (
// Equation(s):
// \ALU|Add0~39_combout  = (\A|reg_a [12] & ((\ALU|Add0~38_combout  & (\ALU|Add0~37  & VCC)) # (!\ALU|Add0~38_combout  & (!\ALU|Add0~37 )))) # (!\A|reg_a [12] & ((\ALU|Add0~38_combout  & (!\ALU|Add0~37 )) # (!\ALU|Add0~38_combout  & ((\ALU|Add0~37 ) # 
// (GND)))))
// \ALU|Add0~40  = CARRY((\A|reg_a [12] & (!\ALU|Add0~38_combout  & !\ALU|Add0~37 )) # (!\A|reg_a [12] & ((!\ALU|Add0~37 ) # (!\ALU|Add0~38_combout ))))

	.dataa(\A|reg_a [12]),
	.datab(\ALU|Add0~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~37 ),
	.combout(\ALU|Add0~39_combout ),
	.cout(\ALU|Add0~40 ));
// synopsys translate_off
defparam \ALU|Add0~39 .lut_mask = 16'h9617;
defparam \ALU|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneii_lcell_comb \ALU|Add0~42 (
// Equation(s):
// \ALU|Add0~42_combout  = ((\ALU|Add0~41_combout  $ (\A|reg_a [13] $ (!\ALU|Add0~40 )))) # (GND)
// \ALU|Add0~43  = CARRY((\ALU|Add0~41_combout  & ((\A|reg_a [13]) # (!\ALU|Add0~40 ))) # (!\ALU|Add0~41_combout  & (\A|reg_a [13] & !\ALU|Add0~40 )))

	.dataa(\ALU|Add0~41_combout ),
	.datab(\A|reg_a [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~40 ),
	.combout(\ALU|Add0~42_combout ),
	.cout(\ALU|Add0~43 ));
// synopsys translate_off
defparam \ALU|Add0~42 .lut_mask = 16'h698E;
defparam \ALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneii_lcell_comb \ALU|Add0~45 (
// Equation(s):
// \ALU|Add0~45_combout  = (\A|reg_a [14] & ((\ALU|Add0~44_combout  & (\ALU|Add0~43  & VCC)) # (!\ALU|Add0~44_combout  & (!\ALU|Add0~43 )))) # (!\A|reg_a [14] & ((\ALU|Add0~44_combout  & (!\ALU|Add0~43 )) # (!\ALU|Add0~44_combout  & ((\ALU|Add0~43 ) # 
// (GND)))))
// \ALU|Add0~46  = CARRY((\A|reg_a [14] & (!\ALU|Add0~44_combout  & !\ALU|Add0~43 )) # (!\A|reg_a [14] & ((!\ALU|Add0~43 ) # (!\ALU|Add0~44_combout ))))

	.dataa(\A|reg_a [14]),
	.datab(\ALU|Add0~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~43 ),
	.combout(\ALU|Add0~45_combout ),
	.cout(\ALU|Add0~46 ));
// synopsys translate_off
defparam \ALU|Add0~45 .lut_mask = 16'h9617;
defparam \ALU|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneii_lcell_comb \ALU|Add0~48 (
// Equation(s):
// \ALU|Add0~48_combout  = \A|reg_a [15] $ (\ALU|Add0~46  $ (!\ALU|Add0~47_combout ))

	.dataa(\A|reg_a [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|Add0~47_combout ),
	.cin(\ALU|Add0~46 ),
	.combout(\ALU|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~48 .lut_mask = 16'h5AA5;
defparam \ALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X52_Y31
cycloneii_ram_block \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\Control_FSM|wren~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\DOUT|dout_reg [15],\DOUT|dout_reg [14],\DOUT|dout_reg [13],\DOUT|dout_reg [12],\DOUT|dout_reg [11],\DOUT|dout_reg [10],\DOUT|dout_reg [9],\DOUT|dout_reg [8],\DOUT|dout_reg [7],\DOUT|dout_reg [6],\DOUT|dout_reg [5],\DOUT|dout_reg [4],\DOUT|dout_reg [3],\DOUT|dout_reg [2],\DOUT|dout_reg [1],\DOUT|dout_reg [0]}),
	.portaaddr({\ADDR|reg_addr [7],\ADDR|reg_addr [6],\ADDR|reg_addr [5],\ADDR|reg_addr [4],\ADDR|reg_addr [3],\ADDR|reg_addr [2],\ADDR|reg_addr [1],\ADDR|reg_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ramlpm.mif";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ramlpm:MEM_DADOS|altsyncram:altsyncram_component|altsyncram_6vc1:auto_generated|ALTSYNCRAM";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \MEM_DADOS|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneii_lcell_comb \COUNTER_R7|Add0~8 (
// Equation(s):
// \COUNTER_R7|Add0~8_combout  = (\COUNTER_R7|r7[2]~2_combout  & (\COUNTER_R7|Add0~7  $ (GND))) # (!\COUNTER_R7|r7[2]~2_combout  & (!\COUNTER_R7|Add0~7  & VCC))
// \COUNTER_R7|Add0~9  = CARRY((\COUNTER_R7|r7[2]~2_combout  & !\COUNTER_R7|Add0~7 ))

	.dataa(\COUNTER_R7|r7[2]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\COUNTER_R7|Add0~7 ),
	.combout(\COUNTER_R7|Add0~8_combout ),
	.cout(\COUNTER_R7|Add0~9 ));
// synopsys translate_off
defparam \COUNTER_R7|Add0~8 .lut_mask = 16'hA50A;
defparam \COUNTER_R7|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneii_lcell_comb \COUNTER_R7|Add0~10 (
// Equation(s):
// \COUNTER_R7|Add0~10_combout  = (\COUNTER_R7|r7[3]~3_combout  & (!\COUNTER_R7|Add0~9 )) # (!\COUNTER_R7|r7[3]~3_combout  & ((\COUNTER_R7|Add0~9 ) # (GND)))
// \COUNTER_R7|Add0~11  = CARRY((!\COUNTER_R7|Add0~9 ) # (!\COUNTER_R7|r7[3]~3_combout ))

	.dataa(\COUNTER_R7|r7[3]~3_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\COUNTER_R7|Add0~9 ),
	.combout(\COUNTER_R7|Add0~10_combout ),
	.cout(\COUNTER_R7|Add0~11 ));
// synopsys translate_off
defparam \COUNTER_R7|Add0~10 .lut_mask = 16'h5A5F;
defparam \COUNTER_R7|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X52_Y29
cycloneii_ram_block \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(16'b0000000000000000),
	.portaaddr({\COUNTER_R7|r7[4]~4_combout ,\COUNTER_R7|r7[3]~3_combout ,\COUNTER_R7|r7[2]~2_combout ,\COUNTER_R7|r7[1]~1_combout ,\COUNTER_R7|r7[0]~15_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .init_file = "romlpm.mif";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "romlpm:MEM_INSTRUCAO|altsyncram:altsyncram_component|altsyncram_em91:auto_generated|ALTSYNCRAM";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \MEM_INSTRUCAO|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 512'h0000000000000000000000000000000000003003500062003803220352002101B9023801A8024A030201B103A10340012003030232012A040200210009030802;
// synopsys translate_on

// Location: LCFF_X51_Y29_N25
cycloneii_lcell_ff \Control_FSM|wren (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|wren~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\resetn~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|wren~regout ));

// Location: LCCOMB_X48_Y28_N0
cycloneii_lcell_comb \B|Mux0~3 (
// Equation(s):
// \B|Mux0~3_combout  = (!\ALU|reg_alu [15] & (!\ALU|reg_alu [13] & (!\ALU|reg_alu [12] & !\ALU|reg_alu [14])))

	.dataa(\ALU|reg_alu [15]),
	.datab(\ALU|reg_alu [13]),
	.datac(\ALU|reg_alu [12]),
	.datad(\ALU|reg_alu [14]),
	.cin(gnd),
	.combout(\B|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \B|Mux0~3 .lut_mask = 16'h0001;
defparam \B|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y29_N3
cycloneii_lcell_ff \Control_FSM|bope[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|bope~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|bope[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|bope [1]));

// Location: LCCOMB_X53_Y28_N16
cycloneii_lcell_comb \ALU|reg_alu~0 (
// Equation(s):
// \ALU|reg_alu~0_combout  = (\MUX|buswires [0] & \A|reg_a [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [0]),
	.datad(\A|reg_a [0]),
	.cin(gnd),
	.combout(\ALU|reg_alu~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu~0 .lut_mask = 16'hF000;
defparam \ALU|reg_alu~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneii_lcell_comb \ALU|ShiftRight0~15 (
// Equation(s):
// \ALU|ShiftRight0~15_combout  = (\A|reg_a [14] & (!\MUX|buswires [1] & \MUX|buswires [0]))

	.dataa(\A|reg_a [14]),
	.datab(\MUX|buswires [1]),
	.datac(vcc),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~15 .lut_mask = 16'h2200;
defparam \ALU|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N10
cycloneii_lcell_comb \ALU|Mux1~0 (
// Equation(s):
// \ALU|Mux1~0_combout  = (\MUX|buswires [1] & ((\A|reg_a [1]) # ((\ALU|ShiftLeft0~4_combout  & \ALU|Mux0~1_combout )))) # (!\MUX|buswires [1] & (\ALU|ShiftLeft0~4_combout  & ((\ALU|Mux0~1_combout ))))

	.dataa(\MUX|buswires [1]),
	.datab(\ALU|ShiftLeft0~4_combout ),
	.datac(\A|reg_a [1]),
	.datad(\ALU|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~0 .lut_mask = 16'hECA0;
defparam \ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneii_lcell_comb \ALU|ShiftLeft0~5 (
// Equation(s):
// \ALU|ShiftLeft0~5_combout  = (\ALU|Mux0~4_combout  & ((\MUX|buswires [0] & ((\A|reg_a [0]))) # (!\MUX|buswires [0] & (\A|reg_a [1]))))

	.dataa(\A|reg_a [1]),
	.datab(\A|reg_a [0]),
	.datac(\MUX|buswires [0]),
	.datad(\ALU|Mux0~4_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~5 .lut_mask = 16'hCA00;
defparam \ALU|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneii_lcell_comb \ALU|ShiftRight0~17 (
// Equation(s):
// \ALU|ShiftRight0~17_combout  = (\MUX|buswires [1] & ((\MUX|buswires [0] & (\A|reg_a [8])) # (!\MUX|buswires [0] & ((\A|reg_a [7])))))

	.dataa(\MUX|buswires [1]),
	.datab(\MUX|buswires [0]),
	.datac(\A|reg_a [8]),
	.datad(\A|reg_a [7]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~17 .lut_mask = 16'hA280;
defparam \ALU|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N2
cycloneii_lcell_comb \ALU|ShiftRight0~19 (
// Equation(s):
// \ALU|ShiftRight0~19_combout  = (\ALU|ShiftRight0~17_combout ) # ((!\MUX|buswires [1] & \ALU|ShiftRight0~18_combout ))

	.dataa(vcc),
	.datab(\ALU|ShiftRight0~17_combout ),
	.datac(\MUX|buswires [1]),
	.datad(\ALU|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~19 .lut_mask = 16'hCFCC;
defparam \ALU|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneii_lcell_comb \ALU|Mux1~1 (
// Equation(s):
// \ALU|Mux1~1_combout  = (\ALU|Mux0~4_combout  & ((\ALU|Mux0~3_combout ) # ((\A|reg_a [1])))) # (!\ALU|Mux0~4_combout  & (((\ALU|ShiftRight0~19_combout )) # (!\ALU|Mux0~3_combout )))

	.dataa(\ALU|Mux0~4_combout ),
	.datab(\ALU|Mux0~3_combout ),
	.datac(\A|reg_a [1]),
	.datad(\ALU|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~1 .lut_mask = 16'hFDB9;
defparam \ALU|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N22
cycloneii_lcell_comb \ALU|Mux1~2 (
// Equation(s):
// \ALU|Mux1~2_combout  = (\ALU|Mux0~4_combout  & (((\A|reg_a [2]) # (!\ALU|Mux0~3_combout )))) # (!\ALU|Mux0~4_combout  & ((\ALU|ShiftRight0~20_combout ) # ((\ALU|Mux0~3_combout ))))

	.dataa(\ALU|ShiftRight0~20_combout ),
	.datab(\A|reg_a [2]),
	.datac(\ALU|Mux0~4_combout ),
	.datad(\ALU|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~2 .lut_mask = 16'hCFFA;
defparam \ALU|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneii_lcell_comb \ALU|Mux1~3 (
// Equation(s):
// \ALU|Mux1~3_combout  = (\ALU|Mux0~0_combout  & (((!\ALU|Mux0~1_combout )))) # (!\ALU|Mux0~0_combout  & ((\ALU|Mux0~1_combout  & (\ALU|Mux1~2_combout )) # (!\ALU|Mux0~1_combout  & ((\ALU|Add0~6_combout )))))

	.dataa(\ALU|Mux0~0_combout ),
	.datab(\ALU|Mux1~2_combout ),
	.datac(\ALU|Add0~6_combout ),
	.datad(\ALU|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~3 .lut_mask = 16'h44FA;
defparam \ALU|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N30
cycloneii_lcell_comb \ALU|Mux1~4 (
// Equation(s):
// \ALU|Mux1~4_combout  = (\ALU|Mux1~3_combout  & (((\ALU|Mux1~1_combout  & !\ALU|ShiftLeft0~4_combout )) # (!\ALU|Mux0~1_combout )))

	.dataa(\ALU|Mux1~1_combout ),
	.datab(\ALU|Mux0~1_combout ),
	.datac(\ALU|ShiftLeft0~4_combout ),
	.datad(\ALU|Mux1~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~4 .lut_mask = 16'h3B00;
defparam \ALU|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N0
cycloneii_lcell_comb \ALU|Mux1~5 (
// Equation(s):
// \ALU|Mux1~5_combout  = (\ALU|Mux0~2_combout  & ((\ALU|Mux1~4_combout  & (\ALU|Mux1~0_combout )) # (!\ALU|Mux1~4_combout  & ((\ALU|ShiftLeft0~5_combout ))))) # (!\ALU|Mux0~2_combout  & (((\ALU|Mux1~4_combout ))))

	.dataa(\ALU|Mux0~2_combout ),
	.datab(\ALU|Mux1~0_combout ),
	.datac(\ALU|ShiftLeft0~5_combout ),
	.datad(\ALU|Mux1~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~5 .lut_mask = 16'hDDA0;
defparam \ALU|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N26
cycloneii_lcell_comb \ALU|Mux1~6 (
// Equation(s):
// \ALU|Mux1~6_combout  = (\ALU|Mux0~10_combout  & (\ALU|Mux9~0_combout )) # (!\ALU|Mux0~10_combout  & ((\ALU|Mux1~5_combout )))

	.dataa(vcc),
	.datab(\ALU|Mux0~10_combout ),
	.datac(\ALU|Mux9~0_combout ),
	.datad(\ALU|Mux1~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux1~6 .lut_mask = 16'hF3C0;
defparam \ALU|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneii_lcell_comb \ALU|ShiftLeft0~6 (
// Equation(s):
// \ALU|ShiftLeft0~6_combout  = (!\MUX|buswires [0] & ((\MUX|buswires [1] & ((\A|reg_a [0]))) # (!\MUX|buswires [1] & (\A|reg_a [2]))))

	.dataa(\MUX|buswires [0]),
	.datab(\MUX|buswires [1]),
	.datac(\A|reg_a [2]),
	.datad(\A|reg_a [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~6 .lut_mask = 16'h5410;
defparam \ALU|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N20
cycloneii_lcell_comb \ALU|ShiftLeft0~7 (
// Equation(s):
// \ALU|ShiftLeft0~7_combout  = (!\MUX|buswires [2] & ((\ALU|ShiftLeft0~6_combout ) # ((\A|reg_a [1] & \ALU|Mux0~12_combout ))))

	.dataa(\MUX|buswires [2]),
	.datab(\A|reg_a [1]),
	.datac(\ALU|Mux0~12_combout ),
	.datad(\ALU|ShiftLeft0~6_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~7 .lut_mask = 16'h5540;
defparam \ALU|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N6
cycloneii_lcell_comb \ALU|ShiftRight0~25 (
// Equation(s):
// \ALU|ShiftRight0~25_combout  = (!\MUX|buswires [0] & ((\MUX|buswires [1] & ((\A|reg_a [8]))) # (!\MUX|buswires [1] & (\A|reg_a [6]))))

	.dataa(\A|reg_a [6]),
	.datab(\MUX|buswires [0]),
	.datac(\A|reg_a [8]),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~25 .lut_mask = 16'h3022;
defparam \ALU|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneii_lcell_comb \ALU|ShiftLeft0~14 (
// Equation(s):
// \ALU|ShiftLeft0~14_combout  = (!\MUX|buswires [0] & \A|reg_a [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [0]),
	.datad(\A|reg_a [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~14 .lut_mask = 16'h0F00;
defparam \ALU|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneii_lcell_comb \ALU|ShiftLeft0~15 (
// Equation(s):
// \ALU|ShiftLeft0~15_combout  = (\MUX|buswires [2] & (!\MUX|buswires [1] & ((\ALU|ShiftLeft0~14_combout )))) # (!\MUX|buswires [2] & (((\ALU|ShiftLeft0~13_combout ))))

	.dataa(\MUX|buswires [1]),
	.datab(\MUX|buswires [2]),
	.datac(\ALU|ShiftLeft0~13_combout ),
	.datad(\ALU|ShiftLeft0~14_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~15 .lut_mask = 16'h7430;
defparam \ALU|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneii_lcell_comb \ALU|Mux5~5 (
// Equation(s):
// \ALU|Mux5~5_combout  = (!\Control_FSM|ula [0] & (\A|reg_a [5] & \MUX|buswires [5]))

	.dataa(\Control_FSM|ula [0]),
	.datab(vcc),
	.datac(\A|reg_a [5]),
	.datad(\MUX|buswires [5]),
	.cin(gnd),
	.combout(\ALU|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~5 .lut_mask = 16'h5000;
defparam \ALU|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N16
cycloneii_lcell_comb \ALU|Mux6~2 (
// Equation(s):
// \ALU|Mux6~2_combout  = (\MUX|buswires [6] & (\A|reg_a [6] & !\Control_FSM|ula [0]))

	.dataa(\MUX|buswires [6]),
	.datab(\A|reg_a [6]),
	.datac(vcc),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~2 .lut_mask = 16'h0088;
defparam \ALU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneii_lcell_comb \ALU|ShiftLeft0~22 (
// Equation(s):
// \ALU|ShiftLeft0~22_combout  = (\MUX|buswires [0] & (!\MUX|buswires [1] & \A|reg_a [1]))

	.dataa(vcc),
	.datab(\MUX|buswires [0]),
	.datac(\MUX|buswires [1]),
	.datad(\A|reg_a [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~22 .lut_mask = 16'h0C00;
defparam \ALU|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneii_lcell_comb \ALU|ShiftLeft0~23 (
// Equation(s):
// \ALU|ShiftLeft0~23_combout  = (\MUX|buswires [2] & ((\ALU|ShiftLeft0~22_combout ) # ((\ALU|ShiftLeft0~6_combout )))) # (!\MUX|buswires [2] & (((\ALU|ShiftLeft0~21_combout ))))

	.dataa(\ALU|ShiftLeft0~22_combout ),
	.datab(\MUX|buswires [2]),
	.datac(\ALU|ShiftLeft0~6_combout ),
	.datad(\ALU|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~23 .lut_mask = 16'hFBC8;
defparam \ALU|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N20
cycloneii_lcell_comb \ALU|Mux6~3 (
// Equation(s):
// \ALU|Mux6~3_combout  = (\ALU|Mux0~0_combout  & ((\ALU|Mux6~2_combout ) # ((!\ALU|Mux11~0_combout  & \ALU|ShiftLeft0~23_combout ))))

	.dataa(\ALU|Mux11~0_combout ),
	.datab(\ALU|Mux0~0_combout ),
	.datac(\ALU|Mux6~2_combout ),
	.datad(\ALU|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~3 .lut_mask = 16'hC4C0;
defparam \ALU|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
cycloneii_lcell_comb \ALU|Add0~20 (
// Equation(s):
// \ALU|Add0~20_combout  = \MUX|buswires [6] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(\MUX|buswires [6]),
	.datac(vcc),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~20 .lut_mask = 16'h33CC;
defparam \ALU|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N26
cycloneii_lcell_comb \ALU|Mux6~4 (
// Equation(s):
// \ALU|Mux6~4_combout  = (\ALU|Mux5~3_combout  & ((\ALU|Mux5~4_combout  & (\ALU|ShiftRight0~35_combout )) # (!\ALU|Mux5~4_combout  & ((\ALU|Add0~21_combout ))))) # (!\ALU|Mux5~3_combout  & (!\ALU|Mux5~4_combout ))

	.dataa(\ALU|Mux5~3_combout ),
	.datab(\ALU|Mux5~4_combout ),
	.datac(\ALU|ShiftRight0~35_combout ),
	.datad(\ALU|Add0~21_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~4 .lut_mask = 16'hB391;
defparam \ALU|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N6
cycloneii_lcell_comb \ALU|Mux6~5 (
// Equation(s):
// \ALU|Mux6~5_combout  = (\ALU|Mux5~2_combout  & (((\ALU|Mux6~4_combout )))) # (!\ALU|Mux5~2_combout  & ((\ALU|Mux6~4_combout  & (\ALU|ShiftRight0~27_combout )) # (!\ALU|Mux6~4_combout  & ((\ALU|ShiftRight0~22_combout )))))

	.dataa(\ALU|ShiftRight0~27_combout ),
	.datab(\ALU|ShiftRight0~22_combout ),
	.datac(\ALU|Mux5~2_combout ),
	.datad(\ALU|Mux6~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~5 .lut_mask = 16'hFA0C;
defparam \ALU|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneii_lcell_comb \ALU|ShiftLeft0~24 (
// Equation(s):
// \ALU|ShiftLeft0~24_combout  = (\MUX|buswires [1] & (\A|reg_a [5])) # (!\MUX|buswires [1] & ((\A|reg_a [7])))

	.dataa(vcc),
	.datab(\A|reg_a [5]),
	.datac(\MUX|buswires [1]),
	.datad(\A|reg_a [7]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~24 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneii_lcell_comb \ALU|ShiftRight0~34 (
// Equation(s):
// \ALU|ShiftRight0~34_combout  = (!\MUX|buswires [0] & (\A|reg_a [15] & (!\MUX|buswires [2] & !\MUX|buswires [1])))

	.dataa(\MUX|buswires [0]),
	.datab(\A|reg_a [15]),
	.datac(\MUX|buswires [2]),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~34 .lut_mask = 16'h0004;
defparam \ALU|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
cycloneii_lcell_comb \ALU|ShiftLeft0~28 (
// Equation(s):
// \ALU|ShiftLeft0~28_combout  = (\MUX|buswires [0] & ((\ALU|ShiftLeft0~24_combout ))) # (!\MUX|buswires [0] & (\ALU|ShiftLeft0~27_combout ))

	.dataa(vcc),
	.datab(\MUX|buswires [0]),
	.datac(\ALU|ShiftLeft0~27_combout ),
	.datad(\ALU|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~28 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneii_lcell_comb \ALU|Add0~26 (
// Equation(s):
// \ALU|Add0~26_combout  = \MUX|buswires [8] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [8]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~26 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
cycloneii_lcell_comb \ALU|reg_alu~4 (
// Equation(s):
// \ALU|reg_alu~4_combout  = (\A|reg_a [10] & \MUX|buswires [10])

	.dataa(\A|reg_a [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [10]),
	.cin(gnd),
	.combout(\ALU|reg_alu~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu~4 .lut_mask = 16'hAA00;
defparam \ALU|reg_alu~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneii_lcell_comb \ALU|Mux10~0 (
// Equation(s):
// \ALU|Mux10~0_combout  = (\ALU|Mux11~2_combout  & (\ALU|ShiftLeft0~7_combout  & ((\ALU|Mux11~1_combout )))) # (!\ALU|Mux11~2_combout  & (((\ALU|reg_alu~4_combout ) # (!\ALU|Mux11~1_combout ))))

	.dataa(\ALU|ShiftLeft0~7_combout ),
	.datab(\ALU|reg_alu~4_combout ),
	.datac(\ALU|Mux11~2_combout ),
	.datad(\ALU|Mux11~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~0 .lut_mask = 16'hAC0F;
defparam \ALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneii_lcell_comb \ALU|Add0~32 (
// Equation(s):
// \ALU|Add0~32_combout  = \MUX|buswires [10] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [10]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~32 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneii_lcell_comb \ALU|Add0~35 (
// Equation(s):
// \ALU|Add0~35_combout  = \MUX|buswires [11] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [11]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~35 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N10
cycloneii_lcell_comb \ALU|ShiftLeft0~37 (
// Equation(s):
// \ALU|ShiftLeft0~37_combout  = (\MUX|buswires [0] & ((\A|reg_a [11]))) # (!\MUX|buswires [0] & (\A|reg_a [12]))

	.dataa(vcc),
	.datab(\MUX|buswires [0]),
	.datac(\A|reg_a [12]),
	.datad(\A|reg_a [11]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~37 .lut_mask = 16'hFC30;
defparam \ALU|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
cycloneii_lcell_comb \ALU|Mux12~0 (
// Equation(s):
// \ALU|Mux12~0_combout  = (\ALU|Mux2~2_combout  & (((\ALU|Mux2~3_combout )))) # (!\ALU|Mux2~2_combout  & ((\ALU|Mux2~3_combout  & (\ALU|ShiftLeft0~32_combout )) # (!\ALU|Mux2~3_combout  & ((\ALU|ShiftLeft0~37_combout )))))

	.dataa(\ALU|Mux2~2_combout ),
	.datab(\ALU|ShiftLeft0~32_combout ),
	.datac(\ALU|ShiftLeft0~37_combout ),
	.datad(\ALU|Mux2~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~0 .lut_mask = 16'hEE50;
defparam \ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N28
cycloneii_lcell_comb \ALU|Mux12~1 (
// Equation(s):
// \ALU|Mux12~1_combout  = (\ALU|Mux12~0_combout  & ((\ALU|ShiftLeft0~15_combout ) # ((!\ALU|Mux2~2_combout )))) # (!\ALU|Mux12~0_combout  & (((\ALU|Mux2~2_combout  & \ALU|ShiftLeft0~28_combout ))))

	.dataa(\ALU|Mux12~0_combout ),
	.datab(\ALU|ShiftLeft0~15_combout ),
	.datac(\ALU|Mux2~2_combout ),
	.datad(\ALU|ShiftLeft0~28_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~1 .lut_mask = 16'hDA8A;
defparam \ALU|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
cycloneii_lcell_comb \ALU|reg_alu~6 (
// Equation(s):
// \ALU|reg_alu~6_combout  = (\A|reg_a [12] & \MUX|buswires [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\A|reg_a [12]),
	.datad(\MUX|buswires [12]),
	.cin(gnd),
	.combout(\ALU|reg_alu~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu~6 .lut_mask = 16'hF000;
defparam \ALU|reg_alu~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
cycloneii_lcell_comb \ALU|Mux12~2 (
// Equation(s):
// \ALU|Mux12~2_combout  = (\ALU|ShiftRight0~33_combout  & (!\MUX|buswires [3] & !\ALU|ShiftLeft0~4_combout ))

	.dataa(vcc),
	.datab(\ALU|ShiftRight0~33_combout ),
	.datac(\MUX|buswires [3]),
	.datad(\ALU|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~2 .lut_mask = 16'h000C;
defparam \ALU|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
cycloneii_lcell_comb \ALU|Add0~38 (
// Equation(s):
// \ALU|Add0~38_combout  = \MUX|buswires [12] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [12]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~38 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
cycloneii_lcell_comb \ALU|Mux12~3 (
// Equation(s):
// \ALU|Mux12~3_combout  = (\ALU|Mux0~0_combout  & (((!\ALU|Mux0~1_combout )))) # (!\ALU|Mux0~0_combout  & ((\ALU|Mux0~1_combout  & (\ALU|Mux12~2_combout )) # (!\ALU|Mux0~1_combout  & ((\ALU|Add0~39_combout )))))

	.dataa(\ALU|Mux12~2_combout ),
	.datab(\ALU|Mux0~0_combout ),
	.datac(\ALU|Mux0~1_combout ),
	.datad(\ALU|Add0~39_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12~3 .lut_mask = 16'h2F2C;
defparam \ALU|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
cycloneii_lcell_comb \ALU|Mux12 (
// Equation(s):
// \ALU|Mux12~combout  = (\ALU|Mux13~9_combout  & ((\ALU|Mux12~3_combout  & (\ALU|reg_alu~6_combout )) # (!\ALU|Mux12~3_combout  & ((\ALU|Mux12~1_combout ))))) # (!\ALU|Mux13~9_combout  & (((\ALU|Mux12~3_combout ))))

	.dataa(\ALU|reg_alu~6_combout ),
	.datab(\ALU|Mux13~9_combout ),
	.datac(\ALU|Mux12~3_combout ),
	.datad(\ALU|Mux12~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux12~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux12 .lut_mask = 16'hBCB0;
defparam \ALU|Mux12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneii_lcell_comb \ALU|ShiftLeft0~38 (
// Equation(s):
// \ALU|ShiftLeft0~38_combout  = (\MUX|buswires [0] & (\A|reg_a [12])) # (!\MUX|buswires [0] & ((\A|reg_a [13])))

	.dataa(vcc),
	.datab(\A|reg_a [12]),
	.datac(\A|reg_a [13]),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~38 .lut_mask = 16'hCCF0;
defparam \ALU|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N8
cycloneii_lcell_comb \ALU|Mux13~5 (
// Equation(s):
// \ALU|Mux13~5_combout  = (\ALU|Mux2~2_combout  & ((\ALU|Mux2~3_combout ) # ((\ALU|ShiftLeft0~30_combout )))) # (!\ALU|Mux2~2_combout  & (!\ALU|Mux2~3_combout  & (\ALU|ShiftLeft0~38_combout )))

	.dataa(\ALU|Mux2~2_combout ),
	.datab(\ALU|Mux2~3_combout ),
	.datac(\ALU|ShiftLeft0~38_combout ),
	.datad(\ALU|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~5 .lut_mask = 16'hBA98;
defparam \ALU|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneii_lcell_comb \ALU|Mux13~6 (
// Equation(s):
// \ALU|Mux13~6_combout  = (\ALU|Mux2~3_combout  & ((\ALU|Mux13~5_combout  & ((\ALU|ShiftLeft0~19_combout ))) # (!\ALU|Mux13~5_combout  & (\ALU|ShiftLeft0~35_combout )))) # (!\ALU|Mux2~3_combout  & (((\ALU|Mux13~5_combout ))))

	.dataa(\ALU|ShiftLeft0~35_combout ),
	.datab(\ALU|Mux2~3_combout ),
	.datac(\ALU|Mux13~5_combout ),
	.datad(\ALU|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~6 .lut_mask = 16'hF838;
defparam \ALU|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneii_lcell_comb \ALU|reg_alu~7 (
// Equation(s):
// \ALU|reg_alu~7_combout  = (\MUX|buswires [13] & \A|reg_a [13])

	.dataa(\MUX|buswires [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(\A|reg_a [13]),
	.cin(gnd),
	.combout(\ALU|reg_alu~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu~7 .lut_mask = 16'hAA00;
defparam \ALU|reg_alu~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneii_lcell_comb \ALU|Mux13~7 (
// Equation(s):
// \ALU|Mux13~7_combout  = (!\MUX|buswires [3] & (\ALU|Mux13~4_combout  & !\ALU|ShiftLeft0~4_combout ))

	.dataa(\MUX|buswires [3]),
	.datab(vcc),
	.datac(\ALU|Mux13~4_combout ),
	.datad(\ALU|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~7 .lut_mask = 16'h0050;
defparam \ALU|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
cycloneii_lcell_comb \ALU|Add0~41 (
// Equation(s):
// \ALU|Add0~41_combout  = \MUX|buswires [13] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [13]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~41 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneii_lcell_comb \ALU|Mux13~8 (
// Equation(s):
// \ALU|Mux13~8_combout  = (\ALU|Mux0~0_combout  & (!\ALU|Mux0~1_combout )) # (!\ALU|Mux0~0_combout  & ((\ALU|Mux0~1_combout  & ((\ALU|Mux13~7_combout ))) # (!\ALU|Mux0~1_combout  & (\ALU|Add0~42_combout ))))

	.dataa(\ALU|Mux0~0_combout ),
	.datab(\ALU|Mux0~1_combout ),
	.datac(\ALU|Add0~42_combout ),
	.datad(\ALU|Mux13~7_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~8 .lut_mask = 16'h7632;
defparam \ALU|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneii_lcell_comb \ALU|Mux13 (
// Equation(s):
// \ALU|Mux13~combout  = (\ALU|Mux13~9_combout  & ((\ALU|Mux13~8_combout  & (\ALU|reg_alu~7_combout )) # (!\ALU|Mux13~8_combout  & ((\ALU|Mux13~6_combout ))))) # (!\ALU|Mux13~9_combout  & (((\ALU|Mux13~8_combout ))))

	.dataa(\ALU|reg_alu~7_combout ),
	.datab(\ALU|Mux13~9_combout ),
	.datac(\ALU|Mux13~6_combout ),
	.datad(\ALU|Mux13~8_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13 .lut_mask = 16'hBBC0;
defparam \ALU|Mux13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneii_lcell_comb \ALU|reg_alu~8 (
// Equation(s):
// \ALU|reg_alu~8_combout  = (\MUX|buswires [14] & \A|reg_a [14])

	.dataa(vcc),
	.datab(\MUX|buswires [14]),
	.datac(vcc),
	.datad(\A|reg_a [14]),
	.cin(gnd),
	.combout(\ALU|reg_alu~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu~8 .lut_mask = 16'hCC00;
defparam \ALU|reg_alu~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneii_lcell_comb \ALU|Mux15~0 (
// Equation(s):
// \ALU|Mux15~0_combout  = (\Control_FSM|ula [1] & ((\MUX|buswires [3]) # (!\Control_FSM|ula [0])))

	.dataa(vcc),
	.datab(\Control_FSM|ula [0]),
	.datac(\MUX|buswires [3]),
	.datad(\Control_FSM|ula [1]),
	.cin(gnd),
	.combout(\ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~0 .lut_mask = 16'hF300;
defparam \ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneii_lcell_comb \ALU|Mux14~2 (
// Equation(s):
// \ALU|Mux14~2_combout  = (\ALU|Mux0~3_combout  & (((!\ALU|Mux0~4_combout )))) # (!\ALU|Mux0~3_combout  & ((\ALU|Mux0~4_combout  & (\A|reg_a [14])) # (!\ALU|Mux0~4_combout  & ((\ALU|ShiftLeft0~37_combout )))))

	.dataa(\A|reg_a [14]),
	.datab(\ALU|Mux0~3_combout ),
	.datac(\ALU|ShiftLeft0~37_combout ),
	.datad(\ALU|Mux0~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~2 .lut_mask = 16'h22FC;
defparam \ALU|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneii_lcell_comb \ALU|Mux14~3 (
// Equation(s):
// \ALU|Mux14~3_combout  = (\ALU|Mux0~3_combout  & ((\ALU|Mux14~2_combout  & ((\ALU|ShiftLeft0~33_combout ))) # (!\ALU|Mux14~2_combout  & (\A|reg_a [13])))) # (!\ALU|Mux0~3_combout  & (((\ALU|Mux14~2_combout ))))

	.dataa(\ALU|Mux0~3_combout ),
	.datab(\A|reg_a [13]),
	.datac(\ALU|ShiftLeft0~33_combout ),
	.datad(\ALU|Mux14~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~3 .lut_mask = 16'hF588;
defparam \ALU|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
cycloneii_lcell_comb \ALU|Mux15~1 (
// Equation(s):
// \ALU|Mux15~1_combout  = (\Control_FSM|ula [0] & \Control_FSM|ula [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|ula [0]),
	.datad(\Control_FSM|ula [1]),
	.cin(gnd),
	.combout(\ALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~1 .lut_mask = 16'hF000;
defparam \ALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneii_lcell_comb \ALU|Add0~44 (
// Equation(s):
// \ALU|Add0~44_combout  = \MUX|buswires [14] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [14]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~44 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneii_lcell_comb \ALU|Mux14~4 (
// Equation(s):
// \ALU|Mux14~4_combout  = (\ALU|Mux15~1_combout  & ((\ALU|Mux15~0_combout ) # ((\ALU|Mux14~3_combout )))) # (!\ALU|Mux15~1_combout  & (!\ALU|Mux15~0_combout  & (\ALU|Add0~45_combout )))

	.dataa(\ALU|Mux15~1_combout ),
	.datab(\ALU|Mux15~0_combout ),
	.datac(\ALU|Add0~45_combout ),
	.datad(\ALU|Mux14~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~4 .lut_mask = 16'hBA98;
defparam \ALU|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneii_lcell_comb \ALU|Mux14~5 (
// Equation(s):
// \ALU|Mux14~5_combout  = (\ALU|Mux15~0_combout  & ((\ALU|Mux14~4_combout  & ((\ALU|ShiftLeft0~23_combout ))) # (!\ALU|Mux14~4_combout  & (\ALU|reg_alu~8_combout )))) # (!\ALU|Mux15~0_combout  & (((\ALU|Mux14~4_combout ))))

	.dataa(\ALU|reg_alu~8_combout ),
	.datab(\ALU|Mux15~0_combout ),
	.datac(\ALU|ShiftLeft0~23_combout ),
	.datad(\ALU|Mux14~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~5 .lut_mask = 16'hF388;
defparam \ALU|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneii_lcell_comb \ALU|Mux14~6 (
// Equation(s):
// \ALU|Mux14~6_combout  = (\ALU|Mux14~7_combout  & ((\ALU|Mux14~5_combout ) # ((!\ALU|Mux5~2_combout  & \ALU|ShiftRight0~35_combout )))) # (!\ALU|Mux14~7_combout  & (!\ALU|Mux5~2_combout  & (\ALU|ShiftRight0~35_combout )))

	.dataa(\ALU|Mux14~7_combout ),
	.datab(\ALU|Mux5~2_combout ),
	.datac(\ALU|ShiftRight0~35_combout ),
	.datad(\ALU|Mux14~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~6 .lut_mask = 16'hBA30;
defparam \ALU|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N10
cycloneii_lcell_comb \ALU|reg_alu~9 (
// Equation(s):
// \ALU|reg_alu~9_combout  = (\MUX|buswires [15] & \A|reg_a [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [15]),
	.datad(\A|reg_a [15]),
	.cin(gnd),
	.combout(\ALU|reg_alu~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu~9 .lut_mask = 16'hF000;
defparam \ALU|reg_alu~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneii_lcell_comb \ALU|Mux15~2 (
// Equation(s):
// \ALU|Mux15~2_combout  = (\ALU|Mux0~3_combout  & (((!\ALU|Mux0~4_combout )))) # (!\ALU|Mux0~3_combout  & ((\ALU|Mux0~4_combout  & (\A|reg_a [15])) # (!\ALU|Mux0~4_combout  & ((\ALU|ShiftLeft0~38_combout )))))

	.dataa(\A|reg_a [15]),
	.datab(\ALU|Mux0~3_combout ),
	.datac(\ALU|ShiftLeft0~38_combout ),
	.datad(\ALU|Mux0~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~2 .lut_mask = 16'h22FC;
defparam \ALU|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
cycloneii_lcell_comb \ALU|Mux15~3 (
// Equation(s):
// \ALU|Mux15~3_combout  = (\ALU|Mux0~3_combout  & ((\ALU|Mux15~2_combout  & ((\ALU|ShiftLeft0~36_combout ))) # (!\ALU|Mux15~2_combout  & (\A|reg_a [14])))) # (!\ALU|Mux0~3_combout  & (((\ALU|Mux15~2_combout ))))

	.dataa(\A|reg_a [14]),
	.datab(\ALU|Mux0~3_combout ),
	.datac(\ALU|ShiftLeft0~36_combout ),
	.datad(\ALU|Mux15~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~3 .lut_mask = 16'hF388;
defparam \ALU|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N30
cycloneii_lcell_comb \ALU|Add0~47 (
// Equation(s):
// \ALU|Add0~47_combout  = \MUX|buswires [15] $ (\Control_FSM|ula [0])

	.dataa(\MUX|buswires [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~47 .lut_mask = 16'h55AA;
defparam \ALU|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneii_lcell_comb \ALU|Mux15~4 (
// Equation(s):
// \ALU|Mux15~4_combout  = (\ALU|Mux15~1_combout  & ((\ALU|Mux15~0_combout ) # ((\ALU|Mux15~3_combout )))) # (!\ALU|Mux15~1_combout  & (!\ALU|Mux15~0_combout  & (\ALU|Add0~48_combout )))

	.dataa(\ALU|Mux15~1_combout ),
	.datab(\ALU|Mux15~0_combout ),
	.datac(\ALU|Add0~48_combout ),
	.datad(\ALU|Mux15~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~4 .lut_mask = 16'hBA98;
defparam \ALU|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneii_lcell_comb \ALU|Mux15~5 (
// Equation(s):
// \ALU|Mux15~5_combout  = (\ALU|Mux15~0_combout  & ((\ALU|Mux15~4_combout  & ((\ALU|ShiftLeft0~26_combout ))) # (!\ALU|Mux15~4_combout  & (\ALU|reg_alu~9_combout )))) # (!\ALU|Mux15~0_combout  & (((\ALU|Mux15~4_combout ))))

	.dataa(\ALU|reg_alu~9_combout ),
	.datab(\ALU|Mux15~0_combout ),
	.datac(\ALU|ShiftLeft0~26_combout ),
	.datad(\ALU|Mux15~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~5 .lut_mask = 16'hF388;
defparam \ALU|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N18
cycloneii_lcell_comb \ALU|Mux15~6 (
// Equation(s):
// \ALU|Mux15~6_combout  = (\ALU|Mux5~2_combout  & (\ALU|Mux14~7_combout  & ((\ALU|Mux15~5_combout )))) # (!\ALU|Mux5~2_combout  & ((\ALU|ShiftRight0~34_combout ) # ((\ALU|Mux14~7_combout  & \ALU|Mux15~5_combout ))))

	.dataa(\ALU|Mux5~2_combout ),
	.datab(\ALU|Mux14~7_combout ),
	.datac(\ALU|ShiftRight0~34_combout ),
	.datad(\ALU|Mux15~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux15~6 .lut_mask = 16'hDC50;
defparam \ALU|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N2
cycloneii_lcell_comb \Control_FSM|bope~4 (
// Equation(s):
// \Control_FSM|bope~4_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12] & \Control_FSM|bope~0_combout )

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Control_FSM|bope~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|bope~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|bope~4 .lut_mask = 16'hAA00;
defparam \Control_FSM|bope~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N4
cycloneii_lcell_comb \MUX|Mux3~0 (
// Equation(s):
// \MUX|Mux3~0_combout  = (\Control_FSM|select [3] & (\Control_FSM|select [2] & (!\IR|reg_ry [1] & !\IR|reg_ry [0])))

	.dataa(\Control_FSM|select [3]),
	.datab(\Control_FSM|select [2]),
	.datac(\IR|reg_ry [1]),
	.datad(\IR|reg_ry [0]),
	.cin(gnd),
	.combout(\MUX|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~0 .lut_mask = 16'h0008;
defparam \MUX|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y32_N31
cycloneii_lcell_ff \R5|data_r[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [1]));

// Location: LCFF_X53_Y32_N29
cycloneii_lcell_ff \R4|data_r[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [1]));

// Location: LCFF_X53_Y30_N5
cycloneii_lcell_ff \IR|reg_ir[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [1]));

// Location: LCCOMB_X53_Y30_N4
cycloneii_lcell_comb \MUX|Mux3~23 (
// Equation(s):
// \MUX|Mux3~23_combout  = (\MUX|Mux3~21_combout  & (((\MUX|Mux3~20_combout )))) # (!\MUX|Mux3~21_combout  & ((\MUX|Mux3~20_combout  & (\MEM_DADOS|altsyncram_component|auto_generated|q_a [1])) # (!\MUX|Mux3~20_combout  & ((\IR|reg_ir [1])))))

	.dataa(\MEM_DADOS|altsyncram_component|auto_generated|q_a [1]),
	.datab(\MUX|Mux3~21_combout ),
	.datac(\IR|reg_ir [1]),
	.datad(\MUX|Mux3~20_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~23_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~23 .lut_mask = 16'hEE30;
defparam \MUX|Mux3~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N29
cycloneii_lcell_ff \G|g_reg[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\G|g_reg[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [1]));

// Location: LCCOMB_X53_Y32_N14
cycloneii_lcell_comb \MUX|Mux3~24 (
// Equation(s):
// \MUX|Mux3~24_combout  = (\MUX|Mux3~23_combout  & (((\G|g_reg [1]) # (!\MUX|Mux3~21_combout )))) # (!\MUX|Mux3~23_combout  & (\COUNTER_R7|r7[1]~1_combout  & (\MUX|Mux3~21_combout )))

	.dataa(\MUX|Mux3~23_combout ),
	.datab(\COUNTER_R7|r7[1]~1_combout ),
	.datac(\MUX|Mux3~21_combout ),
	.datad(\G|g_reg [1]),
	.cin(gnd),
	.combout(\MUX|Mux3~24_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~24 .lut_mask = 16'hEA4A;
defparam \MUX|Mux3~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N14
cycloneii_lcell_comb \MUX|Mux3~25 (
// Equation(s):
// \MUX|Mux3~25_combout  = (\MUX|Mux3~19_combout  & (((\MUX|Mux3~16_combout )))) # (!\MUX|Mux3~19_combout  & ((\MUX|Mux3~16_combout  & ((\R4|data_r [1]))) # (!\MUX|Mux3~16_combout  & (\MUX|Mux3~24_combout ))))

	.dataa(\MUX|Mux3~24_combout ),
	.datab(\R4|data_r [1]),
	.datac(\MUX|Mux3~19_combout ),
	.datad(\MUX|Mux3~16_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~25_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~25 .lut_mask = 16'hFC0A;
defparam \MUX|Mux3~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N30
cycloneii_lcell_comb \MUX|Mux3~26 (
// Equation(s):
// \MUX|Mux3~26_combout  = (\MUX|Mux3~25_combout  & (((\R3|data_r [1])) # (!\MUX|Mux3~19_combout ))) # (!\MUX|Mux3~25_combout  & (\MUX|Mux3~19_combout  & (\R5|data_r [1])))

	.dataa(\MUX|Mux3~25_combout ),
	.datab(\MUX|Mux3~19_combout ),
	.datac(\R5|data_r [1]),
	.datad(\R3|data_r [1]),
	.cin(gnd),
	.combout(\MUX|Mux3~26_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~26 .lut_mask = 16'hEA62;
defparam \MUX|Mux3~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N0
cycloneii_lcell_comb \MUX|Mux3~27 (
// Equation(s):
// \MUX|Mux3~27_combout  = (\MUX|Mux3~22_combout  & (((\MUX|Mux3~12_combout )))) # (!\MUX|Mux3~22_combout  & ((\MUX|Mux3~12_combout  & ((\R0|data_r [1]))) # (!\MUX|Mux3~12_combout  & (\R1|data_r [1]))))

	.dataa(\MUX|Mux3~22_combout ),
	.datab(\R1|data_r [1]),
	.datac(\MUX|Mux3~12_combout ),
	.datad(\R0|data_r [1]),
	.cin(gnd),
	.combout(\MUX|Mux3~27_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~27 .lut_mask = 16'hF4A4;
defparam \MUX|Mux3~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N16
cycloneii_lcell_comb \MUX|Mux3~28 (
// Equation(s):
// \MUX|Mux3~28_combout  = (\MUX|Mux3~22_combout  & ((\MUX|Mux3~27_combout  & ((\R2|data_r [1]))) # (!\MUX|Mux3~27_combout  & (\MUX|Mux3~26_combout )))) # (!\MUX|Mux3~22_combout  & (((\MUX|Mux3~27_combout ))))

	.dataa(\MUX|Mux3~22_combout ),
	.datab(\MUX|Mux3~26_combout ),
	.datac(\R2|data_r [1]),
	.datad(\MUX|Mux3~27_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~28_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~28 .lut_mask = 16'hF588;
defparam \MUX|Mux3~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N3
cycloneii_lcell_ff \IR|reg_ir[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IR|reg_ir[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [2]));

// Location: LCFF_X53_Y30_N17
cycloneii_lcell_ff \G|g_reg[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\G|g_reg[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [2]));

// Location: LCFF_X55_Y32_N1
cycloneii_lcell_ff \R5|data_r[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [3]));

// Location: LCFF_X53_Y32_N23
cycloneii_lcell_ff \R4|data_r[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [3]));

// Location: LCFF_X53_Y30_N19
cycloneii_lcell_ff \IR|reg_ir[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [3]));

// Location: LCCOMB_X53_Y30_N18
cycloneii_lcell_comb \MUX|Mux9~0 (
// Equation(s):
// \MUX|Mux9~0_combout  = (\MUX|Mux3~21_combout  & (((\MUX|Mux3~20_combout )))) # (!\MUX|Mux3~21_combout  & ((\MUX|Mux3~20_combout  & (\MEM_DADOS|altsyncram_component|auto_generated|q_a [3])) # (!\MUX|Mux3~20_combout  & ((\IR|reg_ir [3])))))

	.dataa(\MEM_DADOS|altsyncram_component|auto_generated|q_a [3]),
	.datab(\MUX|Mux3~21_combout ),
	.datac(\IR|reg_ir [3]),
	.datad(\MUX|Mux3~20_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~0 .lut_mask = 16'hEE30;
defparam \MUX|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N21
cycloneii_lcell_ff \G|g_reg[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|reg_alu [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [3]));

// Location: LCCOMB_X53_Y32_N12
cycloneii_lcell_comb \MUX|Mux9~1 (
// Equation(s):
// \MUX|Mux9~1_combout  = (\MUX|Mux3~21_combout  & ((\MUX|Mux9~0_combout  & ((\G|g_reg [3]))) # (!\MUX|Mux9~0_combout  & (\COUNTER_R7|r7[3]~3_combout )))) # (!\MUX|Mux3~21_combout  & (\MUX|Mux9~0_combout ))

	.dataa(\MUX|Mux3~21_combout ),
	.datab(\MUX|Mux9~0_combout ),
	.datac(\COUNTER_R7|r7[3]~3_combout ),
	.datad(\G|g_reg [3]),
	.cin(gnd),
	.combout(\MUX|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~1 .lut_mask = 16'hEC64;
defparam \MUX|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N22
cycloneii_lcell_comb \MUX|Mux9~2 (
// Equation(s):
// \MUX|Mux9~2_combout  = (\MUX|Mux3~19_combout  & (\MUX|Mux3~16_combout )) # (!\MUX|Mux3~19_combout  & ((\MUX|Mux3~16_combout  & (\R4|data_r [3])) # (!\MUX|Mux3~16_combout  & ((\MUX|Mux9~1_combout )))))

	.dataa(\MUX|Mux3~19_combout ),
	.datab(\MUX|Mux3~16_combout ),
	.datac(\R4|data_r [3]),
	.datad(\MUX|Mux9~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~2 .lut_mask = 16'hD9C8;
defparam \MUX|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N0
cycloneii_lcell_comb \MUX|Mux9~3 (
// Equation(s):
// \MUX|Mux9~3_combout  = (\MUX|Mux3~19_combout  & ((\MUX|Mux9~2_combout  & (\R3|data_r [3])) # (!\MUX|Mux9~2_combout  & ((\R5|data_r [3]))))) # (!\MUX|Mux3~19_combout  & (((\MUX|Mux9~2_combout ))))

	.dataa(\R3|data_r [3]),
	.datab(\MUX|Mux3~19_combout ),
	.datac(\R5|data_r [3]),
	.datad(\MUX|Mux9~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~3 .lut_mask = 16'hBBC0;
defparam \MUX|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N10
cycloneii_lcell_comb \MUX|Mux9~4 (
// Equation(s):
// \MUX|Mux9~4_combout  = (\MUX|Mux3~22_combout  & (\MUX|Mux3~12_combout )) # (!\MUX|Mux3~22_combout  & ((\MUX|Mux3~12_combout  & ((\R0|data_r [3]))) # (!\MUX|Mux3~12_combout  & (\R1|data_r [3]))))

	.dataa(\MUX|Mux3~22_combout ),
	.datab(\MUX|Mux3~12_combout ),
	.datac(\R1|data_r [3]),
	.datad(\R0|data_r [3]),
	.cin(gnd),
	.combout(\MUX|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~4 .lut_mask = 16'hDC98;
defparam \MUX|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N12
cycloneii_lcell_comb \MUX|Mux9~5 (
// Equation(s):
// \MUX|Mux9~5_combout  = (\MUX|Mux3~22_combout  & ((\MUX|Mux9~4_combout  & (\R2|data_r [3])) # (!\MUX|Mux9~4_combout  & ((\MUX|Mux9~3_combout ))))) # (!\MUX|Mux3~22_combout  & (((\MUX|Mux9~4_combout ))))

	.dataa(\MUX|Mux3~22_combout ),
	.datab(\R2|data_r [3]),
	.datac(\MUX|Mux9~3_combout ),
	.datad(\MUX|Mux9~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux9~5 .lut_mask = 16'hDDA0;
defparam \MUX|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N27
cycloneii_lcell_ff \R4|data_r[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R4|data_r[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [5]));

// Location: LCCOMB_X51_Y31_N10
cycloneii_lcell_comb \COUNTER_R7|r7[5]~5 (
// Equation(s):
// \COUNTER_R7|r7[5]~5_combout  = (\MUX|buswires [5] & \Control_FSM|pc_in~regout )

	.dataa(\MUX|buswires [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Control_FSM|pc_in~regout ),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[5]~5 .lut_mask = 16'hAA00;
defparam \COUNTER_R7|r7[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y31_N31
cycloneii_lcell_ff \IR|reg_ir[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [5]));

// Location: LCCOMB_X55_Y31_N30
cycloneii_lcell_comb \MUX|Mux15~0 (
// Equation(s):
// \MUX|Mux15~0_combout  = (\MUX|Mux3~20_combout  & ((\MUX|Mux3~21_combout ) # ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [5])))) # (!\MUX|Mux3~20_combout  & (!\MUX|Mux3~21_combout  & (\IR|reg_ir [5])))

	.dataa(\MUX|Mux3~20_combout ),
	.datab(\MUX|Mux3~21_combout ),
	.datac(\IR|reg_ir [5]),
	.datad(\MEM_DADOS|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\MUX|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~0 .lut_mask = 16'hBA98;
defparam \MUX|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N23
cycloneii_lcell_ff \G|g_reg[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|reg_alu [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [5]));

// Location: LCCOMB_X54_Y31_N10
cycloneii_lcell_comb \MUX|Mux15~1 (
// Equation(s):
// \MUX|Mux15~1_combout  = (\MUX|Mux3~21_combout  & ((\MUX|Mux15~0_combout  & (\G|g_reg [5])) # (!\MUX|Mux15~0_combout  & ((\COUNTER_R7|r7[5]~5_combout ))))) # (!\MUX|Mux3~21_combout  & (((\MUX|Mux15~0_combout ))))

	.dataa(\G|g_reg [5]),
	.datab(\MUX|Mux3~21_combout ),
	.datac(\COUNTER_R7|r7[5]~5_combout ),
	.datad(\MUX|Mux15~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~1 .lut_mask = 16'hBBC0;
defparam \MUX|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N20
cycloneii_lcell_comb \MUX|Mux15~2 (
// Equation(s):
// \MUX|Mux15~2_combout  = (\MUX|Mux3~16_combout  & ((\R4|data_r [5]) # ((\MUX|Mux3~19_combout )))) # (!\MUX|Mux3~16_combout  & (((!\MUX|Mux3~19_combout  & \MUX|Mux15~1_combout ))))

	.dataa(\MUX|Mux3~16_combout ),
	.datab(\R4|data_r [5]),
	.datac(\MUX|Mux3~19_combout ),
	.datad(\MUX|Mux15~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~2 .lut_mask = 16'hADA8;
defparam \MUX|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N1
cycloneii_lcell_ff \G|g_reg[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|reg_alu [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [6]));

// Location: LCCOMB_X51_Y33_N12
cycloneii_lcell_comb \MUX|Mux27~0 (
// Equation(s):
// \MUX|Mux27~0_combout  = (\MUX|Mux24~0_combout  & ((\R1|data_r [9]) # ((\R0|data_r [9] & \MUX|Mux3~4_combout )))) # (!\MUX|Mux24~0_combout  & (\R0|data_r [9] & ((\MUX|Mux3~4_combout ))))

	.dataa(\MUX|Mux24~0_combout ),
	.datab(\R0|data_r [9]),
	.datac(\R1|data_r [9]),
	.datad(\MUX|Mux3~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux27~0 .lut_mask = 16'hECA0;
defparam \MUX|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N6
cycloneii_lcell_comb \MUX|Mux30~0 (
// Equation(s):
// \MUX|Mux30~0_combout  = (\MUX|Mux24~0_combout  & ((\R1|data_r [10]) # ((\R0|data_r [10] & \MUX|Mux3~4_combout )))) # (!\MUX|Mux24~0_combout  & (\R0|data_r [10] & ((\MUX|Mux3~4_combout ))))

	.dataa(\MUX|Mux24~0_combout ),
	.datab(\R0|data_r [10]),
	.datac(\R1|data_r [10]),
	.datad(\MUX|Mux3~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux30~0 .lut_mask = 16'hECA0;
defparam \MUX|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N11
cycloneii_lcell_ff \G|g_reg[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\G|g_reg[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [10]));

// Location: LCCOMB_X48_Y33_N30
cycloneii_lcell_comb \COUNTER_R7|r7[10]~9 (
// Equation(s):
// \COUNTER_R7|r7[10]~9_combout  = (\Control_FSM|pc_in~regout  & \MUX|buswires [10])

	.dataa(\Control_FSM|pc_in~regout ),
	.datab(\MUX|buswires [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[10]~9 .lut_mask = 16'h8888;
defparam \COUNTER_R7|r7[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneii_lcell_comb \MUX|Mux30~1 (
// Equation(s):
// \MUX|Mux30~1_combout  = (\MUX|Mux45~6_combout  & (((\MUX|Mux45~16_combout )))) # (!\MUX|Mux45~6_combout  & ((\MUX|Mux45~16_combout  & (\MEM_DADOS|altsyncram_component|auto_generated|q_a [10])) # (!\MUX|Mux45~16_combout  & ((\COUNTER_R7|r7[10]~9_combout 
// )))))

	.dataa(\MUX|Mux45~6_combout ),
	.datab(\MEM_DADOS|altsyncram_component|auto_generated|q_a [10]),
	.datac(\MUX|Mux45~16_combout ),
	.datad(\COUNTER_R7|r7[10]~9_combout ),
	.cin(gnd),
	.combout(\MUX|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux30~1 .lut_mask = 16'hE5E0;
defparam \MUX|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N31
cycloneii_lcell_ff \R5|data_r[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [10]));

// Location: LCCOMB_X48_Y33_N26
cycloneii_lcell_comb \MUX|Mux30~2 (
// Equation(s):
// \MUX|Mux30~2_combout  = (\MUX|Mux45~6_combout  & ((\MUX|Mux30~1_combout  & ((\R5|data_r [10]))) # (!\MUX|Mux30~1_combout  & (\G|g_reg [10])))) # (!\MUX|Mux45~6_combout  & (((\MUX|Mux30~1_combout ))))

	.dataa(\MUX|Mux45~6_combout ),
	.datab(\G|g_reg [10]),
	.datac(\R5|data_r [10]),
	.datad(\MUX|Mux30~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux30~2 .lut_mask = 16'hF588;
defparam \MUX|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N21
cycloneii_lcell_ff \R4|data_r[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [10]));

// Location: LCCOMB_X47_Y32_N16
cycloneii_lcell_comb \MUX|Mux30~3 (
// Equation(s):
// \MUX|Mux30~3_combout  = (\MUX|Mux45~9_combout  & (((\R2|data_r [10]) # (\MUX|Mux45~8_combout )))) # (!\MUX|Mux45~9_combout  & (\R3|data_r [10] & ((!\MUX|Mux45~8_combout ))))

	.dataa(\R3|data_r [10]),
	.datab(\MUX|Mux45~9_combout ),
	.datac(\R2|data_r [10]),
	.datad(\MUX|Mux45~8_combout ),
	.cin(gnd),
	.combout(\MUX|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux30~3 .lut_mask = 16'hCCE2;
defparam \MUX|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneii_lcell_comb \MUX|Mux30~4 (
// Equation(s):
// \MUX|Mux30~4_combout  = (\MUX|Mux45~7_combout  & ((\MUX|Mux30~3_combout  & ((\R4|data_r [10]))) # (!\MUX|Mux30~3_combout  & (\MUX|Mux30~2_combout )))) # (!\MUX|Mux45~7_combout  & (((\MUX|Mux30~3_combout ))))

	.dataa(\MUX|Mux45~7_combout ),
	.datab(\MUX|Mux30~2_combout ),
	.datac(\R4|data_r [10]),
	.datad(\MUX|Mux30~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux30~4 .lut_mask = 16'hF588;
defparam \MUX|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N30
cycloneii_lcell_comb \MUX|Mux30~5 (
// Equation(s):
// \MUX|Mux30~5_combout  = (\MUX|Mux30~0_combout ) # ((\MUX|Mux30~4_combout  & \MUX|Mux3~22_combout ))

	.dataa(\MUX|Mux30~0_combout ),
	.datab(\MUX|Mux30~4_combout ),
	.datac(vcc),
	.datad(\MUX|Mux3~22_combout ),
	.cin(gnd),
	.combout(\MUX|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux30~5 .lut_mask = 16'hEEAA;
defparam \MUX|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N20
cycloneii_lcell_comb \MUX|Mux33~0 (
// Equation(s):
// \MUX|Mux33~0_combout  = (\MUX|Mux24~0_combout  & ((\R1|data_r [11]) # ((\R0|data_r [11] & \MUX|Mux3~4_combout )))) # (!\MUX|Mux24~0_combout  & (\R0|data_r [11] & ((\MUX|Mux3~4_combout ))))

	.dataa(\MUX|Mux24~0_combout ),
	.datab(\R0|data_r [11]),
	.datac(\R1|data_r [11]),
	.datad(\MUX|Mux3~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux33~0 .lut_mask = 16'hECA0;
defparam \MUX|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N25
cycloneii_lcell_ff \G|g_reg[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|reg_alu [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [12]));

// Location: LCCOMB_X48_Y30_N24
cycloneii_lcell_comb \COUNTER_R7|r7[12]~11 (
// Equation(s):
// \COUNTER_R7|r7[12]~11_combout  = (\Control_FSM|pc_in~regout  & \MUX|buswires [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|pc_in~regout ),
	.datad(\MUX|buswires [12]),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[12]~11 .lut_mask = 16'hF000;
defparam \COUNTER_R7|r7[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N2
cycloneii_lcell_comb \MUX|Mux36~1 (
// Equation(s):
// \MUX|Mux36~1_combout  = (\MUX|Mux45~6_combout  & (((\MUX|Mux45~16_combout )))) # (!\MUX|Mux45~6_combout  & ((\MUX|Mux45~16_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [12]))) # (!\MUX|Mux45~16_combout  & (\COUNTER_R7|r7[12]~11_combout 
// ))))

	.dataa(\COUNTER_R7|r7[12]~11_combout ),
	.datab(\MUX|Mux45~6_combout ),
	.datac(\MEM_DADOS|altsyncram_component|auto_generated|q_a [12]),
	.datad(\MUX|Mux45~16_combout ),
	.cin(gnd),
	.combout(\MUX|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux36~1 .lut_mask = 16'hFC22;
defparam \MUX|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N13
cycloneii_lcell_ff \R5|data_r[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [12]));

// Location: LCCOMB_X48_Y30_N12
cycloneii_lcell_comb \MUX|Mux36~2 (
// Equation(s):
// \MUX|Mux36~2_combout  = (\MUX|Mux45~6_combout  & ((\MUX|Mux36~1_combout  & ((\R5|data_r [12]))) # (!\MUX|Mux36~1_combout  & (\G|g_reg [12])))) # (!\MUX|Mux45~6_combout  & (((\MUX|Mux36~1_combout ))))

	.dataa(\G|g_reg [12]),
	.datab(\MUX|Mux45~6_combout ),
	.datac(\R5|data_r [12]),
	.datad(\MUX|Mux36~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux36~2 .lut_mask = 16'hF388;
defparam \MUX|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N26
cycloneii_lcell_comb \MUX|Mux39~0 (
// Equation(s):
// \MUX|Mux39~0_combout  = (\MUX|Mux3~4_combout  & ((\R0|data_r [13]) # ((\R1|data_r [13] & \MUX|Mux24~0_combout )))) # (!\MUX|Mux3~4_combout  & (\R1|data_r [13] & (\MUX|Mux24~0_combout )))

	.dataa(\MUX|Mux3~4_combout ),
	.datab(\R1|data_r [13]),
	.datac(\MUX|Mux24~0_combout ),
	.datad(\R0|data_r [13]),
	.cin(gnd),
	.combout(\MUX|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux39~0 .lut_mask = 16'hEAC0;
defparam \MUX|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N9
cycloneii_lcell_ff \G|g_reg[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|reg_alu [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [13]));

// Location: LCCOMB_X49_Y33_N20
cycloneii_lcell_comb \COUNTER_R7|r7[13]~12 (
// Equation(s):
// \COUNTER_R7|r7[13]~12_combout  = (\Control_FSM|pc_in~regout  & \MUX|buswires [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|pc_in~regout ),
	.datad(\MUX|buswires [13]),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[13]~12 .lut_mask = 16'hF000;
defparam \COUNTER_R7|r7[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneii_lcell_comb \MUX|Mux39~1 (
// Equation(s):
// \MUX|Mux39~1_combout  = (\MUX|Mux45~6_combout  & ((\MUX|Mux45~16_combout ) # ((\G|g_reg [13])))) # (!\MUX|Mux45~6_combout  & (!\MUX|Mux45~16_combout  & (\COUNTER_R7|r7[13]~12_combout )))

	.dataa(\MUX|Mux45~6_combout ),
	.datab(\MUX|Mux45~16_combout ),
	.datac(\COUNTER_R7|r7[13]~12_combout ),
	.datad(\G|g_reg [13]),
	.cin(gnd),
	.combout(\MUX|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux39~1 .lut_mask = 16'hBA98;
defparam \MUX|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N29
cycloneii_lcell_ff \R5|data_r[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [13]));

// Location: LCCOMB_X49_Y33_N28
cycloneii_lcell_comb \MUX|Mux39~2 (
// Equation(s):
// \MUX|Mux39~2_combout  = (\MUX|Mux39~1_combout  & (((\R5|data_r [13]) # (!\MUX|Mux45~16_combout )))) # (!\MUX|Mux39~1_combout  & (\MEM_DADOS|altsyncram_component|auto_generated|q_a [13] & ((\MUX|Mux45~16_combout ))))

	.dataa(\MUX|Mux39~1_combout ),
	.datab(\MEM_DADOS|altsyncram_component|auto_generated|q_a [13]),
	.datac(\R5|data_r [13]),
	.datad(\MUX|Mux45~16_combout ),
	.cin(gnd),
	.combout(\MUX|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux39~2 .lut_mask = 16'hE4AA;
defparam \MUX|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N11
cycloneii_lcell_ff \R4|data_r[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [13]));

// Location: LCCOMB_X48_Y32_N22
cycloneii_lcell_comb \MUX|Mux39~3 (
// Equation(s):
// \MUX|Mux39~3_combout  = (\MUX|Mux45~8_combout  & (((\MUX|Mux45~9_combout )))) # (!\MUX|Mux45~8_combout  & ((\MUX|Mux45~9_combout  & ((\R2|data_r [13]))) # (!\MUX|Mux45~9_combout  & (\R3|data_r [13]))))

	.dataa(\R3|data_r [13]),
	.datab(\MUX|Mux45~8_combout ),
	.datac(\MUX|Mux45~9_combout ),
	.datad(\R2|data_r [13]),
	.cin(gnd),
	.combout(\MUX|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux39~3 .lut_mask = 16'hF2C2;
defparam \MUX|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneii_lcell_comb \MUX|Mux39~4 (
// Equation(s):
// \MUX|Mux39~4_combout  = (\MUX|Mux39~3_combout  & (((\R4|data_r [13]) # (!\MUX|Mux45~7_combout )))) # (!\MUX|Mux39~3_combout  & (\MUX|Mux39~2_combout  & ((\MUX|Mux45~7_combout ))))

	.dataa(\MUX|Mux39~2_combout ),
	.datab(\MUX|Mux39~3_combout ),
	.datac(\R4|data_r [13]),
	.datad(\MUX|Mux45~7_combout ),
	.cin(gnd),
	.combout(\MUX|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux39~4 .lut_mask = 16'hE2CC;
defparam \MUX|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N24
cycloneii_lcell_comb \MUX|Mux39~5 (
// Equation(s):
// \MUX|Mux39~5_combout  = (\MUX|Mux39~0_combout ) # ((\MUX|Mux3~22_combout  & \MUX|Mux39~4_combout ))

	.dataa(\MUX|Mux3~22_combout ),
	.datab(\MUX|Mux39~4_combout ),
	.datac(vcc),
	.datad(\MUX|Mux39~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux39~5 .lut_mask = 16'hFF88;
defparam \MUX|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N7
cycloneii_lcell_ff \G|g_reg[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|reg_alu [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [14]));

// Location: LCCOMB_X48_Y30_N16
cycloneii_lcell_comb \COUNTER_R7|r7[14]~13 (
// Equation(s):
// \COUNTER_R7|r7[14]~13_combout  = (\Control_FSM|pc_in~regout  & \MUX|buswires [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|pc_in~regout ),
	.datad(\MUX|buswires [14]),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[14]~13 .lut_mask = 16'hF000;
defparam \COUNTER_R7|r7[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N10
cycloneii_lcell_comb \MUX|Mux42~1 (
// Equation(s):
// \MUX|Mux42~1_combout  = (\MUX|Mux45~6_combout  & (((\MUX|Mux45~16_combout )))) # (!\MUX|Mux45~6_combout  & ((\MUX|Mux45~16_combout  & (\MEM_DADOS|altsyncram_component|auto_generated|q_a [14])) # (!\MUX|Mux45~16_combout  & ((\COUNTER_R7|r7[14]~13_combout 
// )))))

	.dataa(\MEM_DADOS|altsyncram_component|auto_generated|q_a [14]),
	.datab(\MUX|Mux45~6_combout ),
	.datac(\COUNTER_R7|r7[14]~13_combout ),
	.datad(\MUX|Mux45~16_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~1 .lut_mask = 16'hEE30;
defparam \MUX|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N1
cycloneii_lcell_ff \R5|data_r[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [14]));

// Location: LCCOMB_X48_Y30_N0
cycloneii_lcell_comb \MUX|Mux42~2 (
// Equation(s):
// \MUX|Mux42~2_combout  = (\MUX|Mux42~1_combout  & (((\R5|data_r [14])) # (!\MUX|Mux45~6_combout ))) # (!\MUX|Mux42~1_combout  & (\MUX|Mux45~6_combout  & ((\G|g_reg [14]))))

	.dataa(\MUX|Mux42~1_combout ),
	.datab(\MUX|Mux45~6_combout ),
	.datac(\R5|data_r [14]),
	.datad(\G|g_reg [14]),
	.cin(gnd),
	.combout(\MUX|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~2 .lut_mask = 16'hE6A2;
defparam \MUX|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N7
cycloneii_lcell_ff \R4|data_r[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [14]));

// Location: LCCOMB_X47_Y32_N18
cycloneii_lcell_comb \MUX|Mux42~3 (
// Equation(s):
// \MUX|Mux42~3_combout  = (\MUX|Mux45~9_combout  & (((\R2|data_r [14]) # (\MUX|Mux45~8_combout )))) # (!\MUX|Mux45~9_combout  & (\R3|data_r [14] & ((!\MUX|Mux45~8_combout ))))

	.dataa(\R3|data_r [14]),
	.datab(\MUX|Mux45~9_combout ),
	.datac(\R2|data_r [14]),
	.datad(\MUX|Mux45~8_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~3 .lut_mask = 16'hCCE2;
defparam \MUX|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N6
cycloneii_lcell_comb \MUX|Mux42~4 (
// Equation(s):
// \MUX|Mux42~4_combout  = (\MUX|Mux42~3_combout  & (((\R4|data_r [14])) # (!\MUX|Mux45~7_combout ))) # (!\MUX|Mux42~3_combout  & (\MUX|Mux45~7_combout  & ((\MUX|Mux42~2_combout ))))

	.dataa(\MUX|Mux42~3_combout ),
	.datab(\MUX|Mux45~7_combout ),
	.datac(\R4|data_r [14]),
	.datad(\MUX|Mux42~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~4 .lut_mask = 16'hE6A2;
defparam \MUX|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N11
cycloneii_lcell_ff \G|g_reg[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [15]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [15]));

// Location: LCFF_X48_Y30_N9
cycloneii_lcell_ff \R4|data_r[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [15]));

// Location: LCCOMB_X48_Y29_N24
cycloneii_lcell_comb \Control_FSM|r2_in~0 (
// Equation(s):
// \Control_FSM|r2_in~0_combout  = (!\resetn~combout  & (\Control_FSM|r0_in~0_combout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9] & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10])))

	.dataa(\resetn~combout ),
	.datab(\Control_FSM|r0_in~0_combout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\Control_FSM|r2_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|r2_in~0 .lut_mask = 16'h0040;
defparam \Control_FSM|r2_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N10
cycloneii_lcell_comb \Control_FSM|WideOr4~0 (
// Equation(s):
// \Control_FSM|WideOr4~0_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & ((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])))) # 
// (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control_FSM|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|WideOr4~0 .lut_mask = 16'h4022;
defparam \Control_FSM|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N15
cycloneii_lcell_ff \Control_FSM|Tstate.T1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|Tstate.T1~regout ));

// Location: LCCOMB_X51_Y28_N14
cycloneii_lcell_comb \Control_FSM|select~2 (
// Equation(s):
// \Control_FSM|select~2_combout  = (!\run~combout  & (((\Control_FSM|Tstate.T5~regout ) # (!\Control_FSM|Selector19~1_combout )) # (!\Control_FSM|Tstate.000~regout )))

	.dataa(\Control_FSM|Tstate.000~regout ),
	.datab(\Control_FSM|Tstate.T5~regout ),
	.datac(\run~combout ),
	.datad(\Control_FSM|Selector19~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~2 .lut_mask = 16'h0D0F;
defparam \Control_FSM|select~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N10
cycloneii_lcell_comb \Control_FSM|select~3 (
// Equation(s):
// \Control_FSM|select~3_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & (\Control_FSM|Tstate.T5~regout  & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datab(\Control_FSM|Tstate.T5~regout ),
	.datac(vcc),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Control_FSM|select~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~3 .lut_mask = 16'h0088;
defparam \Control_FSM|select~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N4
cycloneii_lcell_comb \Control_FSM|select~4 (
// Equation(s):
// \Control_FSM|select~4_combout  = (\Control_FSM|select~3_combout ) # ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & ((\Control_FSM|Tstate.T3~regout ) # (\Control_FSM|Tstate.T5~regout ))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\Control_FSM|Tstate.T5~regout ),
	.datad(\Control_FSM|select~3_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~4 .lut_mask = 16'hFFA8;
defparam \Control_FSM|select~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N8
cycloneii_lcell_comb \Control_FSM|select~5 (
// Equation(s):
// \Control_FSM|select~5_combout  = (!\resetn~combout  & (!\Control_FSM|Tstate.T1~regout  & !\Control_FSM|Tstate.T2~regout ))

	.dataa(\resetn~combout ),
	.datab(vcc),
	.datac(\Control_FSM|Tstate.T1~regout ),
	.datad(\Control_FSM|Tstate.T2~regout ),
	.cin(gnd),
	.combout(\Control_FSM|select~5_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~5 .lut_mask = 16'h0005;
defparam \Control_FSM|select~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N24
cycloneii_lcell_comb \Control_FSM|select~6 (
// Equation(s):
// \Control_FSM|select~6_combout  = (\Control_FSM|select~2_combout ) # (((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & \Control_FSM|select~4_combout )) # (!\Control_FSM|select~5_combout ))

	.dataa(\Control_FSM|select~2_combout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datac(\Control_FSM|select~4_combout ),
	.datad(\Control_FSM|select~5_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~6_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~6 .lut_mask = 16'hEAFF;
defparam \Control_FSM|select~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N24
cycloneii_lcell_comb \Control_FSM|Mux2~2 (
// Equation(s):
// \Control_FSM|Mux2~2_combout  = (\Control_FSM|select [2] & (!\Control_FSM|done~regout  & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]))

	.dataa(\Control_FSM|select [2]),
	.datab(vcc),
	.datac(\Control_FSM|done~regout ),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control_FSM|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux2~2 .lut_mask = 16'h000A;
defparam \Control_FSM|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N20
cycloneii_lcell_comb \Control_FSM|select~8 (
// Equation(s):
// \Control_FSM|select~8_combout  = (\Control_FSM|Tstate.T5~regout  & ((\Control_FSM|Mux2~2_combout ) # ((\Control_FSM|Tstate.T3~regout  & \Control_FSM|Mux2~3_combout )))) # (!\Control_FSM|Tstate.T5~regout  & (\Control_FSM|Tstate.T3~regout  & 
// ((\Control_FSM|Mux2~3_combout ))))

	.dataa(\Control_FSM|Tstate.T5~regout ),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\Control_FSM|Mux2~2_combout ),
	.datad(\Control_FSM|Mux2~3_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~8_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~8 .lut_mask = 16'hECA0;
defparam \Control_FSM|select~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N8
cycloneii_lcell_comb \Control_FSM|select~10 (
// Equation(s):
// \Control_FSM|select~10_combout  = (\Control_FSM|Mux2~0_combout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & (\Control_FSM|Tstate.T3~regout  & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\Control_FSM|Mux2~0_combout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datac(\Control_FSM|Tstate.T3~regout ),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control_FSM|select~10_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~10 .lut_mask = 16'h8000;
defparam \Control_FSM|select~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneii_lcell_comb \Control_FSM|Mux8~0 (
// Equation(s):
// \Control_FSM|Mux8~0_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & ((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & 
// (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11]),
	.datac(vcc),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux8~0 .lut_mask = 16'h11AA;
defparam \Control_FSM|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N0
cycloneii_lcell_comb \Control_FSM|select~17 (
// Equation(s):
// \Control_FSM|select~17_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12])))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & 
// (!\Control_FSM|done~regout  & (\Control_FSM|select [3])))

	.dataa(\Control_FSM|done~regout ),
	.datab(\Control_FSM|select [3]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control_FSM|select~17_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~17 .lut_mask = 16'hF044;
defparam \Control_FSM|select~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N24
cycloneii_lcell_comb \Control_FSM|select~18 (
// Equation(s):
// \Control_FSM|select~18_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & 
// ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] $ (!\Control_FSM|select~17_combout ))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & 
// ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]) # (\Control_FSM|select~17_combout )))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datad(\Control_FSM|select~17_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~18_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~18 .lut_mask = 16'h7336;
defparam \Control_FSM|select~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneii_lcell_comb \Control_FSM|select~19 (
// Equation(s):
// \Control_FSM|select~19_combout  = (\Control_FSM|Tstate.T5~regout  & \Control_FSM|select~18_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|Tstate.T5~regout ),
	.datad(\Control_FSM|select~18_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~19_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~19 .lut_mask = 16'hF000;
defparam \Control_FSM|select~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneii_lcell_comb \Control_FSM|Mux2~4 (
// Equation(s):
// \Control_FSM|Mux2~4_combout  = ((!\Control_FSM|done~regout  & \Control_FSM|select [3])) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15])

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datab(\Control_FSM|done~regout ),
	.datac(\Control_FSM|select [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control_FSM|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux2~4 .lut_mask = 16'h7575;
defparam \Control_FSM|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneii_lcell_comb \Control_FSM|select~20 (
// Equation(s):
// \Control_FSM|select~20_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]) # ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]) # ((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12] & 
// !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11])))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|select~20_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~20 .lut_mask = 16'hFFF1;
defparam \Control_FSM|select~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneii_lcell_comb \Control_FSM|select~21 (
// Equation(s):
// \Control_FSM|select~21_combout  = (\Control_FSM|Tstate.T3~regout  & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (\Control_FSM|Mux2~4_combout )) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & 
// ((\Control_FSM|select~20_combout )))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\Control_FSM|Mux2~4_combout ),
	.datad(\Control_FSM|select~20_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~21_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~21 .lut_mask = 16'hC480;
defparam \Control_FSM|select~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneii_lcell_comb \Control_FSM|Mux7~0 (
// Equation(s):
// \Control_FSM|Mux7~0_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & 
// ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13])))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datab(vcc),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux7~0 .lut_mask = 16'h5F50;
defparam \Control_FSM|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N20
cycloneii_lcell_comb \Control_FSM|select~25 (
// Equation(s):
// \Control_FSM|select~25_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (((\Control_FSM|select~24_combout )))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & 
// (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & (\Control_FSM|Tstate.T3~regout )))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datac(\Control_FSM|Tstate.T3~regout ),
	.datad(\Control_FSM|select~24_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~25_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~25 .lut_mask = 16'hEA40;
defparam \Control_FSM|select~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N12
cycloneii_lcell_comb \Control_FSM|select~26 (
// Equation(s):
// \Control_FSM|select~26_combout  = (\Control_FSM|g_in~0_combout  & ((\Control_FSM|select~25_combout ) # ((\Control_FSM|Tstate.T5~regout  & \Control_FSM|WideOr2~0_combout ))))

	.dataa(\Control_FSM|select~25_combout ),
	.datab(\Control_FSM|g_in~0_combout ),
	.datac(\Control_FSM|Tstate.T5~regout ),
	.datad(\Control_FSM|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~26_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~26 .lut_mask = 16'hC888;
defparam \Control_FSM|select~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N12
cycloneii_lcell_comb \Control_FSM|select~27 (
// Equation(s):
// \Control_FSM|select~27_combout  = (\Control_FSM|Tstate.T4~regout  & (\Control_FSM|mvt~3_combout  & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\Control_FSM|Tstate.T4~regout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datad(\Control_FSM|mvt~3_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~27_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~27 .lut_mask = 16'hA200;
defparam \Control_FSM|select~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N16
cycloneii_lcell_comb \Control_FSM|select~31 (
// Equation(s):
// \Control_FSM|select~31_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & ((\Control_FSM|select~3_combout ) # ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & \Control_FSM|Tstate.T3~regout ))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\Control_FSM|select~3_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~31_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~31 .lut_mask = 16'hF080;
defparam \Control_FSM|select~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N22
cycloneii_lcell_comb \Control_FSM|select~34 (
// Equation(s):
// \Control_FSM|select~34_combout  = ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & 
// (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]))) # (!\run~combout )

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datab(\run~combout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control_FSM|select~34_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~34 .lut_mask = 16'hF337;
defparam \Control_FSM|select~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
cycloneii_lcell_comb \Control_FSM|Selector16~0 (
// Equation(s):
// \Control_FSM|Selector16~0_combout  = (!\resetn~combout  & ((\run~combout  & ((!\Control_FSM|Tstate.000~regout ))) # (!\run~combout  & (\Control_FSM|Tstate.T1~regout  & \Control_FSM|Tstate.000~regout ))))

	.dataa(\resetn~combout ),
	.datab(\run~combout ),
	.datac(\Control_FSM|Tstate.T1~regout ),
	.datad(\Control_FSM|Tstate.000~regout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector16~0 .lut_mask = 16'h1044;
defparam \Control_FSM|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N24
cycloneii_lcell_comb \Control_FSM|wren~0 (
// Equation(s):
// \Control_FSM|wren~0_combout  = (\run~combout  & \Control_FSM|dout_in~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\run~combout ),
	.datad(\Control_FSM|dout_in~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|wren~0 .lut_mask = 16'hF000;
defparam \Control_FSM|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
cycloneii_lcell_comb \ALU|ShiftRight0~35 (
// Equation(s):
// \ALU|ShiftRight0~35_combout  = (!\MUX|buswires [2] & (\ALU|ShiftRight0~23_combout  & !\MUX|buswires [1]))

	.dataa(vcc),
	.datab(\MUX|buswires [2]),
	.datac(\ALU|ShiftRight0~23_combout ),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~35 .lut_mask = 16'h0030;
defparam \ALU|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N26
cycloneii_lcell_comb \ALU|Mux6~6 (
// Equation(s):
// \ALU|Mux6~6_combout  = (\ALU|Mux6~3_combout ) # ((\ALU|Mux6~5_combout  & ((\Control_FSM|ula [2]) # (!\Control_FSM|ula [1]))))

	.dataa(\Control_FSM|ula [2]),
	.datab(\Control_FSM|ula [1]),
	.datac(\ALU|Mux6~3_combout ),
	.datad(\ALU|Mux6~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux6~6 .lut_mask = 16'hFBF0;
defparam \ALU|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N14
cycloneii_lcell_comb \ALU|Mux14~7 (
// Equation(s):
// \ALU|Mux14~7_combout  = (!\Control_FSM|ula [2] & (((!\Control_FSM|ula [0]) # (!\Control_FSM|ula [1])) # (!\ALU|ShiftLeft0~4_combout )))

	.dataa(\ALU|ShiftLeft0~4_combout ),
	.datab(\Control_FSM|ula [1]),
	.datac(\Control_FSM|ula [2]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux14~7 .lut_mask = 16'h070F;
defparam \ALU|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
cycloneii_lcell_comb \ALU|Mux13~9 (
// Equation(s):
// \ALU|Mux13~9_combout  = (!\Control_FSM|ula [2] & (\Control_FSM|ula [1] & ((!\ALU|ShiftLeft0~4_combout ) # (!\Control_FSM|ula [0]))))

	.dataa(\Control_FSM|ula [2]),
	.datab(\Control_FSM|ula [1]),
	.datac(\Control_FSM|ula [0]),
	.datad(\ALU|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~9 .lut_mask = 16'h0444;
defparam \ALU|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N18
cycloneii_lcell_comb \ALU|reg_alu[1] (
// Equation(s):
// \ALU|reg_alu [1] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux1~6_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [1]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [1]),
	.datac(\ALU|Mux16~0clkctrl_outclk ),
	.datad(\ALU|Mux1~6_combout ),
	.cin(gnd),
	.combout(\ALU|reg_alu [1]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[1] .lut_mask = 16'hFC0C;
defparam \ALU|reg_alu[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N8
cycloneii_lcell_comb \ALU|reg_alu[6] (
// Equation(s):
// \ALU|reg_alu [6] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux6~6_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [6]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [6]),
	.datac(\ALU|Mux16~0clkctrl_outclk ),
	.datad(\ALU|Mux6~6_combout ),
	.cin(gnd),
	.combout(\ALU|reg_alu [6]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[6] .lut_mask = 16'hFC0C;
defparam \ALU|reg_alu[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
cycloneii_lcell_comb \ALU|reg_alu[12] (
// Equation(s):
// \ALU|reg_alu [12] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux12~combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [12]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [12]),
	.datac(\ALU|Mux12~combout ),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [12]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[12] .lut_mask = 16'hF0CC;
defparam \ALU|reg_alu[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N4
cycloneii_lcell_comb \ALU|reg_alu[13] (
// Equation(s):
// \ALU|reg_alu [13] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux13~combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [13]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [13]),
	.datac(\ALU|Mux13~combout ),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [13]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[13] .lut_mask = 16'hF0CC;
defparam \ALU|reg_alu[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneii_lcell_comb \ALU|reg_alu[14] (
// Equation(s):
// \ALU|reg_alu [14] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux14~6_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [14]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [14]),
	.datac(\ALU|Mux14~6_combout ),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [14]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[14] .lut_mask = 16'hF0CC;
defparam \ALU|reg_alu[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N10
cycloneii_lcell_comb \ALU|reg_alu[15] (
// Equation(s):
// \ALU|reg_alu [15] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux15~6_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [15]))

	.dataa(\ALU|reg_alu [15]),
	.datab(vcc),
	.datac(\ALU|Mux16~0clkctrl_outclk ),
	.datad(\ALU|Mux15~6_combout ),
	.cin(gnd),
	.combout(\ALU|reg_alu [15]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[15] .lut_mask = 16'hFA0A;
defparam \ALU|reg_alu[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneii_lcell_comb \IR|reg_ir[2]~feeder (
// Equation(s):
// \IR|reg_ir[2]~feeder_combout  = \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [2]),
	.cin(gnd),
	.combout(\IR|reg_ir[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IR|reg_ir[2]~feeder .lut_mask = 16'hFF00;
defparam \IR|reg_ir[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N26
cycloneii_lcell_comb \R4|data_r[5]~feeder (
// Equation(s):
// \R4|data_r[5]~feeder_combout  = \R0|data_r~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~5_combout ),
	.cin(gnd),
	.combout(\R4|data_r[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R4|data_r[5]~feeder .lut_mask = 16'hFF00;
defparam \R4|data_r[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneii_lcell_comb \G|g_reg[1]~feeder (
// Equation(s):
// \G|g_reg[1]~feeder_combout  = \ALU|reg_alu [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|reg_alu [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\G|g_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G|g_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \G|g_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneii_lcell_comb \G|g_reg[2]~feeder (
// Equation(s):
// \G|g_reg[2]~feeder_combout  = \ALU|reg_alu [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|reg_alu [2]),
	.cin(gnd),
	.combout(\G|g_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G|g_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \G|g_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneii_lcell_comb \G|g_reg[10]~feeder (
// Equation(s):
// \G|g_reg[10]~feeder_combout  = \ALU|reg_alu [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(\ALU|reg_alu [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\G|g_reg[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G|g_reg[10]~feeder .lut_mask = 16'hF0F0;
defparam \G|g_reg[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \run~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\run~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(run));
// synopsys translate_off
defparam \run~I .input_async_reset = "none";
defparam \run~I .input_power_up = "low";
defparam \run~I .input_register_mode = "none";
defparam \run~I .input_sync_reset = "none";
defparam \run~I .oe_async_reset = "none";
defparam \run~I .oe_power_up = "low";
defparam \run~I .oe_register_mode = "none";
defparam \run~I .oe_sync_reset = "none";
defparam \run~I .operation_mode = "input";
defparam \run~I .output_async_reset = "none";
defparam \run~I .output_power_up = "low";
defparam \run~I .output_register_mode = "none";
defparam \run~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \resetn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\resetn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resetn));
// synopsys translate_off
defparam \resetn~I .input_async_reset = "none";
defparam \resetn~I .input_power_up = "low";
defparam \resetn~I .input_register_mode = "none";
defparam \resetn~I .input_sync_reset = "none";
defparam \resetn~I .oe_async_reset = "none";
defparam \resetn~I .oe_power_up = "low";
defparam \resetn~I .oe_register_mode = "none";
defparam \resetn~I .oe_sync_reset = "none";
defparam \resetn~I .operation_mode = "input";
defparam \resetn~I .output_async_reset = "none";
defparam \resetn~I .output_power_up = "low";
defparam \resetn~I .output_register_mode = "none";
defparam \resetn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N12
cycloneii_lcell_comb \Control_FSM|Selector17~0 (
// Equation(s):
// \Control_FSM|Selector17~0_combout  = (!\resetn~combout  & ((\Control_FSM|Tstate.T1~regout  & (\run~combout )) # (!\Control_FSM|Tstate.T1~regout  & (!\run~combout  & \Control_FSM|Tstate.T2~regout ))))

	.dataa(\Control_FSM|Tstate.T1~regout ),
	.datab(\run~combout ),
	.datac(\Control_FSM|Tstate.T2~regout ),
	.datad(\resetn~combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector17~0 .lut_mask = 16'h0098;
defparam \Control_FSM|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N13
cycloneii_lcell_ff \Control_FSM|Tstate.T2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|Tstate.T2~regout ));

// Location: LCCOMB_X51_Y27_N20
cycloneii_lcell_comb \Control_FSM|Selector18~0 (
// Equation(s):
// \Control_FSM|Selector18~0_combout  = (!\resetn~combout  & ((\run~combout  & ((\Control_FSM|Tstate.T2~regout ))) # (!\run~combout  & (\Control_FSM|Tstate.T3~regout  & !\Control_FSM|Tstate.T2~regout ))))

	.dataa(\resetn~combout ),
	.datab(\run~combout ),
	.datac(\Control_FSM|Tstate.T3~regout ),
	.datad(\Control_FSM|Tstate.T2~regout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector18~0 .lut_mask = 16'h4410;
defparam \Control_FSM|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N21
cycloneii_lcell_ff \Control_FSM|Tstate.T3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|Tstate.T3~regout ));

// Location: LCCOMB_X53_Y29_N18
cycloneii_lcell_comb \COUNTER_R7|Add0~4 (
// Equation(s):
// \COUNTER_R7|Add0~4_combout  = \COUNTER_R7|r7[0]~15_combout  $ (VCC)
// \COUNTER_R7|Add0~5  = CARRY(\COUNTER_R7|r7[0]~15_combout )

	.dataa(vcc),
	.datab(\COUNTER_R7|r7[0]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\COUNTER_R7|Add0~4_combout ),
	.cout(\COUNTER_R7|Add0~5 ));
// synopsys translate_off
defparam \COUNTER_R7|Add0~4 .lut_mask = 16'h33CC;
defparam \COUNTER_R7|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneii_lcell_comb \Control_FSM|Mux2~1 (
// Equation(s):
// \Control_FSM|Mux2~1_combout  = (!\Control_FSM|done~regout  & \Control_FSM|select [2])

	.dataa(vcc),
	.datab(\Control_FSM|done~regout ),
	.datac(vcc),
	.datad(\Control_FSM|select [2]),
	.cin(gnd),
	.combout(\Control_FSM|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux2~1 .lut_mask = 16'h3300;
defparam \Control_FSM|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N24
cycloneii_lcell_comb \Control_FSM|g_in~0 (
// Equation(s):
// \Control_FSM|g_in~0_combout  = (\run~combout  & !\resetn~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\run~combout ),
	.datad(\resetn~combout ),
	.cin(gnd),
	.combout(\Control_FSM|g_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|g_in~0 .lut_mask = 16'h00F0;
defparam \Control_FSM|g_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N16
cycloneii_lcell_comb \Control_FSM|Selector19~0 (
// Equation(s):
// \Control_FSM|Selector19~0_combout  = (!\resetn~combout  & ((\Control_FSM|Tstate.T3~regout  & ((\run~combout ))) # (!\Control_FSM|Tstate.T3~regout  & (\Control_FSM|Tstate.T4~regout  & !\run~combout ))))

	.dataa(\resetn~combout ),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\Control_FSM|Tstate.T4~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector19~0 .lut_mask = 16'h4410;
defparam \Control_FSM|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N17
cycloneii_lcell_ff \Control_FSM|Tstate.T4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|Tstate.T4~regout ));

// Location: LCCOMB_X51_Y30_N18
cycloneii_lcell_comb \Control_FSM|pc_in~0 (
// Equation(s):
// \Control_FSM|pc_in~0_combout  = (!\Control_FSM|done~regout  & \Control_FSM|pc_in~regout )

	.dataa(vcc),
	.datab(\Control_FSM|done~regout ),
	.datac(vcc),
	.datad(\Control_FSM|pc_in~regout ),
	.cin(gnd),
	.combout(\Control_FSM|pc_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|pc_in~0 .lut_mask = 16'h3300;
defparam \Control_FSM|pc_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N22
cycloneii_lcell_comb \Control_FSM|Selector20~0 (
// Equation(s):
// \Control_FSM|Selector20~0_combout  = (!\resetn~combout  & ((\Control_FSM|Tstate.T4~regout  & ((\run~combout ))) # (!\Control_FSM|Tstate.T4~regout  & (\Control_FSM|Tstate.T5~regout  & !\run~combout ))))

	.dataa(\resetn~combout ),
	.datab(\Control_FSM|Tstate.T4~regout ),
	.datac(\Control_FSM|Tstate.T5~regout ),
	.datad(\run~combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector20~0 .lut_mask = 16'h4410;
defparam \Control_FSM|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N23
cycloneii_lcell_ff \Control_FSM|Tstate.T5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|Tstate.T5~regout ));

// Location: LCCOMB_X51_Y30_N0
cycloneii_lcell_comb \Control_FSM|pc_in~1 (
// Equation(s):
// \Control_FSM|pc_in~1_combout  = (\Control_FSM|pc_in~0_combout ) # ((\Control_FSM|WideOr4~0_combout  & (\Control_FSM|g_in~0_combout  & \Control_FSM|Tstate.T5~regout )))

	.dataa(\Control_FSM|WideOr4~0_combout ),
	.datab(\Control_FSM|pc_in~0_combout ),
	.datac(\Control_FSM|g_in~0_combout ),
	.datad(\Control_FSM|Tstate.T5~regout ),
	.cin(gnd),
	.combout(\Control_FSM|pc_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|pc_in~1 .lut_mask = 16'hECCC;
defparam \Control_FSM|pc_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N1
cycloneii_lcell_ff \Control_FSM|pc_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|pc_in~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|pc_in~regout ));

// Location: LCCOMB_X53_Y29_N20
cycloneii_lcell_comb \COUNTER_R7|Add0~6 (
// Equation(s):
// \COUNTER_R7|Add0~6_combout  = (\COUNTER_R7|r7[1]~1_combout  & (!\COUNTER_R7|Add0~5 )) # (!\COUNTER_R7|r7[1]~1_combout  & ((\COUNTER_R7|Add0~5 ) # (GND)))
// \COUNTER_R7|Add0~7  = CARRY((!\COUNTER_R7|Add0~5 ) # (!\COUNTER_R7|r7[1]~1_combout ))

	.dataa(vcc),
	.datab(\COUNTER_R7|r7[1]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\COUNTER_R7|Add0~5 ),
	.combout(\COUNTER_R7|Add0~6_combout ),
	.cout(\COUNTER_R7|Add0~7 ));
// synopsys translate_off
defparam \COUNTER_R7|Add0~6 .lut_mask = 16'h3C3F;
defparam \COUNTER_R7|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneii_lcell_comb \MUX|buswires[3] (
// Equation(s):
// \MUX|buswires [3] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|Mux9~5_combout )) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|buswires [3])))

	.dataa(\MUX|Mux9~5_combout ),
	.datab(\MUX|buswires [3]),
	.datac(vcc),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [3]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[3] .lut_mask = 16'hAACC;
defparam \MUX|buswires[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneii_lcell_comb \COUNTER_R7|r7[3]~3 (
// Equation(s):
// \COUNTER_R7|r7[3]~3_combout  = (\Control_FSM|pc_in~regout  & ((\MUX|buswires [3]))) # (!\Control_FSM|pc_in~regout  & (\COUNTER_R7|Add0~10_combout ))

	.dataa(\COUNTER_R7|Add0~10_combout ),
	.datab(\MUX|buswires [3]),
	.datac(vcc),
	.datad(\Control_FSM|pc_in~regout ),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[3]~3 .lut_mask = 16'hCCAA;
defparam \COUNTER_R7|r7[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneii_lcell_comb \COUNTER_R7|Add0~12 (
// Equation(s):
// \COUNTER_R7|Add0~12_combout  = \COUNTER_R7|Add0~11  $ (!\COUNTER_R7|r7[4]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\COUNTER_R7|r7[4]~4_combout ),
	.cin(\COUNTER_R7|Add0~11 ),
	.combout(\COUNTER_R7|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|Add0~12 .lut_mask = 16'hF00F;
defparam \COUNTER_R7|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneii_lcell_comb \R0|data_r~4 (
// Equation(s):
// \R0|data_r~4_combout  = (\MUX|buswires [4] & !\Control_FSM|mvt~regout )

	.dataa(vcc),
	.datab(\MUX|buswires [4]),
	.datac(vcc),
	.datad(\Control_FSM|mvt~regout ),
	.cin(gnd),
	.combout(\R0|data_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~4 .lut_mask = 16'h00CC;
defparam \R0|data_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N22
cycloneii_lcell_comb \R0|data_r[4]~feeder (
// Equation(s):
// \R0|data_r[4]~feeder_combout  = \R0|data_r~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~4_combout ),
	.cin(gnd),
	.combout(\R0|data_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r[4]~feeder .lut_mask = 16'hFF00;
defparam \R0|data_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N20
cycloneii_lcell_comb \Control_FSM|Mux20~0 (
// Equation(s):
// \Control_FSM|Mux20~0_combout  = (\run~combout  & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & 
// (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datab(\run~combout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control_FSM|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux20~0 .lut_mask = 16'h0848;
defparam \Control_FSM|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N26
cycloneii_lcell_comb \Control_FSM|r0_in~0 (
// Equation(s):
// \Control_FSM|r0_in~0_combout  = (\Control_FSM|Tstate.T5~regout  & (((\Control_FSM|Mux20~0_combout )))) # (!\Control_FSM|Tstate.T5~regout  & (\run~combout  & ((\Control_FSM|mvt~1_combout ))))

	.dataa(\run~combout ),
	.datab(\Control_FSM|Tstate.T5~regout ),
	.datac(\Control_FSM|Mux20~0_combout ),
	.datad(\Control_FSM|mvt~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|r0_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|r0_in~0 .lut_mask = 16'hE2C0;
defparam \Control_FSM|r0_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N12
cycloneii_lcell_comb \Control_FSM|r0_in~1 (
// Equation(s):
// \Control_FSM|r0_in~1_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9] & (\Control_FSM|r0_in~0_combout  & (!\resetn~combout  & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9]),
	.datab(\Control_FSM|r0_in~0_combout ),
	.datac(\resetn~combout ),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Control_FSM|r0_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|r0_in~1 .lut_mask = 16'h0004;
defparam \Control_FSM|r0_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N14
cycloneii_lcell_comb \Control_FSM|r0_in~2 (
// Equation(s):
// \Control_FSM|r0_in~2_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10] & (!\Control_FSM|done~regout  & (\Control_FSM|r0_in~regout ))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10] & ((\Control_FSM|r0_in~1_combout ) 
// # ((!\Control_FSM|done~regout  & \Control_FSM|r0_in~regout ))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10]),
	.datab(\Control_FSM|done~regout ),
	.datac(\Control_FSM|r0_in~regout ),
	.datad(\Control_FSM|r0_in~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|r0_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|r0_in~2 .lut_mask = 16'h7530;
defparam \Control_FSM|r0_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N15
cycloneii_lcell_ff \Control_FSM|r0_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|r0_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|r0_in~regout ));

// Location: LCFF_X55_Y32_N23
cycloneii_lcell_ff \R0|data_r[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [4]));

// Location: LCCOMB_X51_Y29_N18
cycloneii_lcell_comb \Control_FSM|select~24 (
// Equation(s):
// \Control_FSM|select~24_combout  = (\Control_FSM|Mux2~0_combout  & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & ((\Control_FSM|Tstate.T4~regout ))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & 
// (\Control_FSM|Tstate.T3~regout ))))

	.dataa(\Control_FSM|Mux2~0_combout ),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datad(\Control_FSM|Tstate.T4~regout ),
	.cin(gnd),
	.combout(\Control_FSM|select~24_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~24 .lut_mask = 16'hA808;
defparam \Control_FSM|select~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N30
cycloneii_lcell_comb \Control_FSM|mvt~3 (
// Equation(s):
// \Control_FSM|mvt~3_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13])

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datab(vcc),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control_FSM|mvt~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|mvt~3 .lut_mask = 16'h0505;
defparam \Control_FSM|mvt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N8
cycloneii_lcell_comb \Control_FSM|select~37 (
// Equation(s):
// \Control_FSM|select~37_combout  = (\Control_FSM|select~24_combout ) # ((\Control_FSM|Tstate.T5~regout  & (\Control_FSM|mvt~3_combout  & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\Control_FSM|Tstate.T5~regout ),
	.datab(\Control_FSM|select~24_combout ),
	.datac(\Control_FSM|mvt~3_combout ),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Control_FSM|select~37_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~37 .lut_mask = 16'hECCC;
defparam \Control_FSM|select~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N26
cycloneii_lcell_comb \Control_FSM|select~38 (
// Equation(s):
// \Control_FSM|select~38_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (((\Control_FSM|select~37_combout )))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & 
// (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & ((\Control_FSM|Tstate.T3~regout ))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datab(\Control_FSM|select~37_combout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\Control_FSM|Tstate.T3~regout ),
	.cin(gnd),
	.combout(\Control_FSM|select~38_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~38 .lut_mask = 16'hCAC0;
defparam \Control_FSM|select~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N28
cycloneii_lcell_comb \Control_FSM|Selector15~0 (
// Equation(s):
// \Control_FSM|Selector15~0_combout  = (!\resetn~combout  & ((\Control_FSM|Tstate.T5~regout  & (!\run~combout )) # (!\Control_FSM|Tstate.T5~regout  & ((\run~combout ) # (\Control_FSM|Tstate.000~regout )))))

	.dataa(\Control_FSM|Tstate.T5~regout ),
	.datab(\run~combout ),
	.datac(\Control_FSM|Tstate.000~regout ),
	.datad(\resetn~combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector15~0 .lut_mask = 16'h0076;
defparam \Control_FSM|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N29
cycloneii_lcell_ff \Control_FSM|Tstate.000 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|Tstate.000~regout ));

// Location: LCCOMB_X51_Y28_N28
cycloneii_lcell_comb \Control_FSM|select~33 (
// Equation(s):
// \Control_FSM|select~33_combout  = ((!\run~combout  & ((\Control_FSM|Tstate.T3~regout ) # (!\Control_FSM|Tstate.000~regout )))) # (!\Control_FSM|select~5_combout )

	.dataa(\Control_FSM|select~5_combout ),
	.datab(\run~combout ),
	.datac(\Control_FSM|Tstate.000~regout ),
	.datad(\Control_FSM|Tstate.T3~regout ),
	.cin(gnd),
	.combout(\Control_FSM|select~33_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~33 .lut_mask = 16'h7757;
defparam \Control_FSM|select~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N20
cycloneii_lcell_comb \Control_FSM|select~35 (
// Equation(s):
// \Control_FSM|select~35_combout  = (\Control_FSM|select~33_combout ) # ((\Control_FSM|select~34_combout  & ((\Control_FSM|Tstate.T5~regout ) # (\Control_FSM|Tstate.T4~regout ))))

	.dataa(\Control_FSM|select~34_combout ),
	.datab(\Control_FSM|Tstate.T5~regout ),
	.datac(\Control_FSM|Tstate.T4~regout ),
	.datad(\Control_FSM|select~33_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~35_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~35 .lut_mask = 16'hFFA8;
defparam \Control_FSM|select~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N18
cycloneii_lcell_comb \Control_FSM|select~32 (
// Equation(s):
// \Control_FSM|select~32_combout  = (\Control_FSM|select~31_combout ) # ((\Control_FSM|Tstate.T4~regout  & (\Control_FSM|mvt~3_combout  & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\Control_FSM|select~31_combout ),
	.datab(\Control_FSM|Tstate.T4~regout ),
	.datac(\Control_FSM|mvt~3_combout ),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Control_FSM|select~32_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~32 .lut_mask = 16'hEAAA;
defparam \Control_FSM|select~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N12
cycloneii_lcell_comb \Control_FSM|select~36 (
// Equation(s):
// \Control_FSM|select~36_combout  = (\Control_FSM|select [1] & (!\Control_FSM|done~regout  & ((\Control_FSM|select~35_combout ) # (\Control_FSM|select~32_combout ))))

	.dataa(\Control_FSM|select [1]),
	.datab(\Control_FSM|select~35_combout ),
	.datac(\Control_FSM|done~regout ),
	.datad(\Control_FSM|select~32_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~36_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~36 .lut_mask = 16'h0A08;
defparam \Control_FSM|select~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N6
cycloneii_lcell_comb \Control_FSM|select~39 (
// Equation(s):
// \Control_FSM|select~39_combout  = (\Control_FSM|select~36_combout ) # ((!\resetn~combout  & (\Control_FSM|select~38_combout  & \run~combout )))

	.dataa(\resetn~combout ),
	.datab(\Control_FSM|select~38_combout ),
	.datac(\run~combout ),
	.datad(\Control_FSM|select~36_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~39_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~39 .lut_mask = 16'hFF40;
defparam \Control_FSM|select~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N7
cycloneii_lcell_ff \Control_FSM|select[1] (
	.clk(\clock~combout ),
	.datain(\Control_FSM|select~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|select [1]));

// Location: LCFF_X54_Y30_N23
cycloneii_lcell_ff \IR|reg_rx[1] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_rx [1]));

// Location: LCFF_X54_Y30_N31
cycloneii_lcell_ff \IR|reg_rx[2] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_rx [2]));

// Location: LCCOMB_X54_Y30_N22
cycloneii_lcell_comb \MUX|Mux3~10 (
// Equation(s):
// \MUX|Mux3~10_combout  = ((\Control_FSM|select [3] & ((\IR|reg_rx [1]) # (\IR|reg_rx [2])))) # (!\Control_FSM|select [1])

	.dataa(\Control_FSM|select [3]),
	.datab(\Control_FSM|select [1]),
	.datac(\IR|reg_rx [1]),
	.datad(\IR|reg_rx [2]),
	.cin(gnd),
	.combout(\MUX|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~10 .lut_mask = 16'hBBB3;
defparam \MUX|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N11
cycloneii_lcell_ff \IR|reg_ry[2] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ry [2]));

// Location: LCCOMB_X54_Y29_N26
cycloneii_lcell_comb \Control_FSM|Mux7~1 (
// Equation(s):
// \Control_FSM|Mux7~1_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & ((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & 
// (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11]),
	.datac(vcc),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux7~1 .lut_mask = 16'h44AA;
defparam \Control_FSM|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N16
cycloneii_lcell_comb \Control_FSM|Mux2~0 (
// Equation(s):
// \Control_FSM|Mux2~0_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12] & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control_FSM|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux2~0 .lut_mask = 16'h000F;
defparam \Control_FSM|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneii_lcell_comb \Control_FSM|Mux7~2 (
// Equation(s):
// \Control_FSM|Mux7~2_combout  = (\Control_FSM|select [3] & (!\Control_FSM|done~regout  & ((!\Control_FSM|Mux2~0_combout ) # (!\Control_FSM|Mux7~1_combout ))))

	.dataa(\Control_FSM|select [3]),
	.datab(\Control_FSM|Mux7~1_combout ),
	.datac(\Control_FSM|Mux2~0_combout ),
	.datad(\Control_FSM|done~regout ),
	.cin(gnd),
	.combout(\Control_FSM|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux7~2 .lut_mask = 16'h002A;
defparam \Control_FSM|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N18
cycloneii_lcell_comb \Control_FSM|Mux2~3 (
// Equation(s):
// \Control_FSM|Mux2~3_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11] & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]))

	.dataa(vcc),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Control_FSM|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux2~3 .lut_mask = 16'h0003;
defparam \Control_FSM|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneii_lcell_comb \Control_FSM|Mux7~3 (
// Equation(s):
// \Control_FSM|Mux7~3_combout  = (\Control_FSM|Mux7~0_combout  & (!\Control_FSM|Mux7~1_combout )) # (!\Control_FSM|Mux7~0_combout  & ((\Control_FSM|Mux7~2_combout ) # ((\Control_FSM|Mux7~1_combout  & \Control_FSM|Mux2~3_combout ))))

	.dataa(\Control_FSM|Mux7~0_combout ),
	.datab(\Control_FSM|Mux7~1_combout ),
	.datac(\Control_FSM|Mux7~2_combout ),
	.datad(\Control_FSM|Mux2~3_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux7~3 .lut_mask = 16'h7672;
defparam \Control_FSM|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneii_lcell_comb \Control_FSM|select~22 (
// Equation(s):
// \Control_FSM|select~22_combout  = (\Control_FSM|select~21_combout ) # (((\Control_FSM|Tstate.T4~regout  & \Control_FSM|Mux7~3_combout )) # (!\Control_FSM|Tstate.000~regout ))

	.dataa(\Control_FSM|select~21_combout ),
	.datab(\Control_FSM|Tstate.000~regout ),
	.datac(\Control_FSM|Tstate.T4~regout ),
	.datad(\Control_FSM|Mux7~3_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~22_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~22 .lut_mask = 16'hFBBB;
defparam \Control_FSM|select~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N28
cycloneii_lcell_comb \Control_FSM|select~13 (
// Equation(s):
// \Control_FSM|select~13_combout  = (\run~combout  & ((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datac(\run~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control_FSM|select~13_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~13 .lut_mask = 16'h7070;
defparam \Control_FSM|select~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneii_lcell_comb \Control_FSM|select~14 (
// Equation(s):
// \Control_FSM|select~14_combout  = (\Control_FSM|Tstate.T5~regout  & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]) # (!\Control_FSM|select~13_combout )))

	.dataa(\Control_FSM|Tstate.T5~regout ),
	.datab(\Control_FSM|select~13_combout ),
	.datac(vcc),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|select~14_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~14 .lut_mask = 16'hAA22;
defparam \Control_FSM|select~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N2
cycloneii_lcell_comb \Control_FSM|Selector19~1 (
// Equation(s):
// \Control_FSM|Selector19~1_combout  = (!\Control_FSM|Tstate.T4~regout  & !\Control_FSM|Tstate.T3~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|Tstate.T4~regout ),
	.datad(\Control_FSM|Tstate.T3~regout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector19~1 .lut_mask = 16'h000F;
defparam \Control_FSM|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N2
cycloneii_lcell_comb \Control_FSM|select~15 (
// Equation(s):
// \Control_FSM|select~15_combout  = (((!\run~combout  & !\Control_FSM|Selector19~1_combout )) # (!\Control_FSM|Tstate.000~regout )) # (!\Control_FSM|select~5_combout )

	.dataa(\Control_FSM|select~5_combout ),
	.datab(\run~combout ),
	.datac(\Control_FSM|Tstate.000~regout ),
	.datad(\Control_FSM|Selector19~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~15_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~15 .lut_mask = 16'h5F7F;
defparam \Control_FSM|select~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneii_lcell_comb \Control_FSM|select~16 (
// Equation(s):
// \Control_FSM|select~16_combout  = (!\Control_FSM|done~regout  & (\Control_FSM|select [3] & ((\Control_FSM|select~14_combout ) # (\Control_FSM|select~15_combout ))))

	.dataa(\Control_FSM|done~regout ),
	.datab(\Control_FSM|select~14_combout ),
	.datac(\Control_FSM|select~15_combout ),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\Control_FSM|select~16_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~16 .lut_mask = 16'h5400;
defparam \Control_FSM|select~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N2
cycloneii_lcell_comb \Control_FSM|select~23 (
// Equation(s):
// \Control_FSM|select~23_combout  = (\Control_FSM|select~16_combout ) # ((\Control_FSM|g_in~0_combout  & ((\Control_FSM|select~19_combout ) # (\Control_FSM|select~22_combout ))))

	.dataa(\Control_FSM|select~19_combout ),
	.datab(\Control_FSM|g_in~0_combout ),
	.datac(\Control_FSM|select~22_combout ),
	.datad(\Control_FSM|select~16_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~23_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~23 .lut_mask = 16'hFFC8;
defparam \Control_FSM|select~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N3
cycloneii_lcell_ff \Control_FSM|select[3] (
	.clk(\clock~combout ),
	.datain(\Control_FSM|select~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|select [3]));

// Location: LCCOMB_X53_Y30_N28
cycloneii_lcell_comb \MUX|Mux3~1 (
// Equation(s):
// \MUX|Mux3~1_combout  = (!\Control_FSM|select [1] & !\Control_FSM|select [3])

	.dataa(\Control_FSM|select [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~1 .lut_mask = 16'h0055;
defparam \MUX|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N14
cycloneii_lcell_comb \Control_FSM|select~28 (
// Equation(s):
// \Control_FSM|select~28_combout  = ((\Control_FSM|Tstate.T5~regout ) # ((!\run~combout  & !\Control_FSM|Tstate.000~regout ))) # (!\Control_FSM|select~5_combout )

	.dataa(\Control_FSM|select~5_combout ),
	.datab(\run~combout ),
	.datac(\Control_FSM|Tstate.000~regout ),
	.datad(\Control_FSM|Tstate.T5~regout ),
	.cin(gnd),
	.combout(\Control_FSM|select~28_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~28 .lut_mask = 16'hFF57;
defparam \Control_FSM|select~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N4
cycloneii_lcell_comb \Control_FSM|select~29 (
// Equation(s):
// \Control_FSM|select~29_combout  = (\Control_FSM|select~27_combout ) # ((\Control_FSM|select~28_combout ) # ((!\Control_FSM|Selector19~1_combout  & !\Control_FSM|select~13_combout )))

	.dataa(\Control_FSM|select~27_combout ),
	.datab(\Control_FSM|Selector19~1_combout ),
	.datac(\Control_FSM|select~28_combout ),
	.datad(\Control_FSM|select~13_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~29_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~29 .lut_mask = 16'hFAFB;
defparam \Control_FSM|select~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N22
cycloneii_lcell_comb \Control_FSM|select~30 (
// Equation(s):
// \Control_FSM|select~30_combout  = (\Control_FSM|select~26_combout ) # ((\Control_FSM|select~29_combout  & (\Control_FSM|select [0] & !\Control_FSM|done~regout )))

	.dataa(\Control_FSM|select~26_combout ),
	.datab(\Control_FSM|select~29_combout ),
	.datac(\Control_FSM|select [0]),
	.datad(\Control_FSM|done~regout ),
	.cin(gnd),
	.combout(\Control_FSM|select~30_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~30 .lut_mask = 16'hAAEA;
defparam \Control_FSM|select~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N23
cycloneii_lcell_ff \Control_FSM|select[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|select~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|select [0]));

// Location: LCCOMB_X54_Y30_N8
cycloneii_lcell_comb \MUX|Mux3~3 (
// Equation(s):
// \MUX|Mux3~3_combout  = (\MUX|Mux3~2_combout  & (((\MUX|Mux3~1_combout  & \Control_FSM|select [0])) # (!\IR|reg_rx [2]))) # (!\MUX|Mux3~2_combout  & (\MUX|Mux3~1_combout  & (\Control_FSM|select [0])))

	.dataa(\MUX|Mux3~2_combout ),
	.datab(\MUX|Mux3~1_combout ),
	.datac(\Control_FSM|select [0]),
	.datad(\IR|reg_rx [2]),
	.cin(gnd),
	.combout(\MUX|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~3 .lut_mask = 16'hC0EA;
defparam \MUX|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N10
cycloneii_lcell_comb \MUX|Mux3~4 (
// Equation(s):
// \MUX|Mux3~4_combout  = (\MUX|Mux3~0_combout  & (((!\Control_FSM|select [2] & \MUX|Mux3~3_combout )) # (!\IR|reg_ry [2]))) # (!\MUX|Mux3~0_combout  & (!\Control_FSM|select [2] & ((\MUX|Mux3~3_combout ))))

	.dataa(\MUX|Mux3~0_combout ),
	.datab(\Control_FSM|select [2]),
	.datac(\IR|reg_ry [2]),
	.datad(\MUX|Mux3~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~4 .lut_mask = 16'h3B0A;
defparam \MUX|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N20
cycloneii_lcell_comb \MUX|Mux3~22 (
// Equation(s):
// \MUX|Mux3~22_combout  = (!\MUX|Mux3~4_combout  & ((\MUX|Mux3~9_combout ) # ((!\Control_FSM|select [2] & \MUX|Mux3~10_combout ))))

	.dataa(\MUX|Mux3~9_combout ),
	.datab(\Control_FSM|select [2]),
	.datac(\MUX|Mux3~10_combout ),
	.datad(\MUX|Mux3~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~22_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~22 .lut_mask = 16'h00BA;
defparam \MUX|Mux3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N30
cycloneii_lcell_comb \Control_FSM|r1_in~0 (
// Equation(s):
// \Control_FSM|r1_in~0_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9] & (\Control_FSM|r0_in~0_combout  & (!\resetn~combout  & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [8])))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [9]),
	.datab(\Control_FSM|r0_in~0_combout ),
	.datac(\resetn~combout ),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Control_FSM|r1_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|r1_in~0 .lut_mask = 16'h0400;
defparam \Control_FSM|r1_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N4
cycloneii_lcell_comb \Control_FSM|r1_in~1 (
// Equation(s):
// \Control_FSM|r1_in~1_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10] & (((\Control_FSM|r1_in~regout  & !\Control_FSM|done~regout )))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10] & ((\Control_FSM|r1_in~0_combout 
// ) # ((\Control_FSM|r1_in~regout  & !\Control_FSM|done~regout ))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10]),
	.datab(\Control_FSM|r1_in~0_combout ),
	.datac(\Control_FSM|r1_in~regout ),
	.datad(\Control_FSM|done~regout ),
	.cin(gnd),
	.combout(\Control_FSM|r1_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|r1_in~1 .lut_mask = 16'h44F4;
defparam \Control_FSM|r1_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N5
cycloneii_lcell_ff \Control_FSM|r1_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|r1_in~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|r1_in~regout ));

// Location: LCFF_X54_Y32_N21
cycloneii_lcell_ff \R1|data_r[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [4]));

// Location: LCCOMB_X55_Y31_N24
cycloneii_lcell_comb \R4|data_r[4]~feeder (
// Equation(s):
// \R4|data_r[4]~feeder_combout  = \R0|data_r~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~4_combout ),
	.cin(gnd),
	.combout(\R4|data_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R4|data_r[4]~feeder .lut_mask = 16'hFF00;
defparam \R4|data_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N8
cycloneii_lcell_comb \Control_FSM|r4_in~0 (
// Equation(s):
// \Control_FSM|r4_in~0_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10] & ((\Control_FSM|r0_in~1_combout ) # ((!\Control_FSM|done~regout  & \Control_FSM|r4_in~regout )))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10] 
// & (!\Control_FSM|done~regout  & (\Control_FSM|r4_in~regout )))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10]),
	.datab(\Control_FSM|done~regout ),
	.datac(\Control_FSM|r4_in~regout ),
	.datad(\Control_FSM|r0_in~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|r4_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|r4_in~0 .lut_mask = 16'hBA30;
defparam \Control_FSM|r4_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N9
cycloneii_lcell_ff \Control_FSM|r4_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|r4_in~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|r4_in~regout ));

// Location: LCFF_X55_Y31_N25
cycloneii_lcell_ff \R4|data_r[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R4|data_r[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [4]));

// Location: LCFF_X54_Y30_N17
cycloneii_lcell_ff \IR|reg_rx[0] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_rx [0]));

// Location: LCCOMB_X54_Y30_N16
cycloneii_lcell_comb \MUX|Mux3~2 (
// Equation(s):
// \MUX|Mux3~2_combout  = (\Control_FSM|select [3] & (\Control_FSM|select [1] & (!\IR|reg_rx [0] & !\IR|reg_rx [1])))

	.dataa(\Control_FSM|select [3]),
	.datab(\Control_FSM|select [1]),
	.datac(\IR|reg_rx [0]),
	.datad(\IR|reg_rx [1]),
	.cin(gnd),
	.combout(\MUX|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~2 .lut_mask = 16'h0008;
defparam \MUX|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneii_lcell_comb \MUX|Mux3~13 (
// Equation(s):
// \MUX|Mux3~13_combout  = (\MUX|Mux3~0_combout ) # ((\Control_FSM|select [2] & (\MUX|Mux3~1_combout )) # (!\Control_FSM|select [2] & ((\MUX|Mux3~2_combout ))))

	.dataa(\MUX|Mux3~0_combout ),
	.datab(\MUX|Mux3~1_combout ),
	.datac(\MUX|Mux3~2_combout ),
	.datad(\Control_FSM|select [2]),
	.cin(gnd),
	.combout(\MUX|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~13 .lut_mask = 16'hEEFA;
defparam \MUX|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneii_lcell_comb \MUX|Mux3~14 (
// Equation(s):
// \MUX|Mux3~14_combout  = (\Control_FSM|select [3] & (\Control_FSM|select [1] & ((!\IR|reg_rx [2])))) # (!\Control_FSM|select [3] & ((\Control_FSM|select [1]) # ((\Control_FSM|select [0]))))

	.dataa(\Control_FSM|select [3]),
	.datab(\Control_FSM|select [1]),
	.datac(\Control_FSM|select [0]),
	.datad(\IR|reg_rx [2]),
	.cin(gnd),
	.combout(\MUX|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~14 .lut_mask = 16'h54DC;
defparam \MUX|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N12
cycloneii_lcell_comb \MUX|Mux3~15 (
// Equation(s):
// \MUX|Mux3~15_combout  = (\Control_FSM|select [2] & ((\Control_FSM|select [3] & (\IR|reg_ry [2])) # (!\Control_FSM|select [3] & ((\MUX|Mux3~14_combout ))))) # (!\Control_FSM|select [2] & (((!\MUX|Mux3~14_combout ) # (!\Control_FSM|select [3]))))

	.dataa(\IR|reg_ry [2]),
	.datab(\Control_FSM|select [2]),
	.datac(\Control_FSM|select [3]),
	.datad(\MUX|Mux3~14_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~15 .lut_mask = 16'h8FB3;
defparam \MUX|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N16
cycloneii_lcell_comb \MUX|Mux3~16 (
// Equation(s):
// \MUX|Mux3~16_combout  = (\MUX|Mux3~13_combout ) # (!\MUX|Mux3~15_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|Mux3~13_combout ),
	.datad(\MUX|Mux3~15_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~16 .lut_mask = 16'hF0FF;
defparam \MUX|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneii_lcell_comb \Control_FSM|r5_in~0 (
// Equation(s):
// \Control_FSM|r5_in~0_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10] & ((\Control_FSM|r1_in~0_combout ) # ((\Control_FSM|r5_in~regout  & !\Control_FSM|done~regout )))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10] 
// & (((\Control_FSM|r5_in~regout  & !\Control_FSM|done~regout ))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [10]),
	.datab(\Control_FSM|r1_in~0_combout ),
	.datac(\Control_FSM|r5_in~regout ),
	.datad(\Control_FSM|done~regout ),
	.cin(gnd),
	.combout(\Control_FSM|r5_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|r5_in~0 .lut_mask = 16'h88F8;
defparam \Control_FSM|r5_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N11
cycloneii_lcell_ff \Control_FSM|r5_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|r5_in~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|r5_in~regout ));

// Location: LCFF_X54_Y31_N1
cycloneii_lcell_ff \R5|data_r[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [4]));

// Location: LCCOMB_X51_Y29_N28
cycloneii_lcell_comb \Control_FSM|ula[0]~2 (
// Equation(s):
// \Control_FSM|ula[0]~2_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]) # ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]) # 
// (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15])))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control_FSM|ula[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|ula[0]~2 .lut_mask = 16'hAFAD;
defparam \Control_FSM|ula[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N22
cycloneii_lcell_comb \Control_FSM|ula~5 (
// Equation(s):
// \Control_FSM|ula~5_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (\Control_FSM|g_in~0_combout  & (\Control_FSM|Tstate.T4~regout  & !\Control_FSM|ula[0]~2_combout )))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datab(\Control_FSM|g_in~0_combout ),
	.datac(\Control_FSM|Tstate.T4~regout ),
	.datad(\Control_FSM|ula[0]~2_combout ),
	.cin(gnd),
	.combout(\Control_FSM|ula~5_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|ula~5 .lut_mask = 16'h0040;
defparam \Control_FSM|ula~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N0
cycloneii_lcell_comb \Control_FSM|ula~6 (
// Equation(s):
// \Control_FSM|ula~6_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (\Control_FSM|ula~5_combout  & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datab(vcc),
	.datac(\Control_FSM|ula~5_combout ),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Control_FSM|ula~6_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|ula~6 .lut_mask = 16'hA000;
defparam \Control_FSM|ula~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N26
cycloneii_lcell_comb \Control_FSM|g_in~1 (
// Equation(s):
// \Control_FSM|g_in~1_combout  = (!\resetn~combout  & (\run~combout  & \Control_FSM|Tstate.T4~regout ))

	.dataa(\resetn~combout ),
	.datab(vcc),
	.datac(\run~combout ),
	.datad(\Control_FSM|Tstate.T4~regout ),
	.cin(gnd),
	.combout(\Control_FSM|g_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|g_in~1 .lut_mask = 16'h5000;
defparam \Control_FSM|g_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N4
cycloneii_lcell_comb \Control_FSM|ula[0]~4 (
// Equation(s):
// \Control_FSM|ula[0]~4_combout  = (\Control_FSM|done~regout ) # ((\Control_FSM|g_in~1_combout  & !\Control_FSM|ula[0]~2_combout ))

	.dataa(vcc),
	.datab(\Control_FSM|g_in~1_combout ),
	.datac(\Control_FSM|done~regout ),
	.datad(\Control_FSM|ula[0]~2_combout ),
	.cin(gnd),
	.combout(\Control_FSM|ula[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|ula[0]~4 .lut_mask = 16'hF0FC;
defparam \Control_FSM|ula[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N1
cycloneii_lcell_ff \Control_FSM|ula[2] (
	.clk(\clock~combout ),
	.datain(\Control_FSM|ula~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|ula[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|ula [2]));

// Location: LCCOMB_X48_Y29_N18
cycloneii_lcell_comb \Control_FSM|ula~1 (
// Equation(s):
// \Control_FSM|ula~1_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]) # ((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]))

	.dataa(vcc),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control_FSM|ula~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|ula~1 .lut_mask = 16'hCFCC;
defparam \Control_FSM|ula~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N22
cycloneii_lcell_comb \Control_FSM|ula~3 (
// Equation(s):
// \Control_FSM|ula~3_combout  = (\Control_FSM|g_in~1_combout  & (!\Control_FSM|ula[0]~2_combout  & \Control_FSM|ula~1_combout ))

	.dataa(vcc),
	.datab(\Control_FSM|g_in~1_combout ),
	.datac(\Control_FSM|ula[0]~2_combout ),
	.datad(\Control_FSM|ula~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|ula~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|ula~3 .lut_mask = 16'h0C00;
defparam \Control_FSM|ula~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N23
cycloneii_lcell_ff \Control_FSM|ula[1] (
	.clk(\clock~combout ),
	.datain(\Control_FSM|ula~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|ula[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|ula [1]));

// Location: LCCOMB_X48_Y28_N6
cycloneii_lcell_comb \ALU|Mux16~0 (
// Equation(s):
// \ALU|Mux16~0_combout  = ((!\Control_FSM|ula [0] & !\Control_FSM|ula [1])) # (!\Control_FSM|ula [2])

	.dataa(\Control_FSM|ula [0]),
	.datab(\Control_FSM|ula [2]),
	.datac(vcc),
	.datad(\Control_FSM|ula [1]),
	.cin(gnd),
	.combout(\ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux16~0 .lut_mask = 16'h3377;
defparam \ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \ALU|Mux16~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\ALU|Mux16~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ALU|Mux16~0clkctrl_outclk ));
// synopsys translate_off
defparam \ALU|Mux16~0clkctrl .clock_type = "global clock";
defparam \ALU|Mux16~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneii_lcell_comb \MUX|Mux3~5 (
// Equation(s):
// \MUX|Mux3~5_combout  = (!\IR|reg_ry [2] & (\Control_FSM|select [3] & (!\IR|reg_ry [0] & \Control_FSM|select [2])))

	.dataa(\IR|reg_ry [2]),
	.datab(\Control_FSM|select [3]),
	.datac(\IR|reg_ry [0]),
	.datad(\Control_FSM|select [2]),
	.cin(gnd),
	.combout(\MUX|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~5 .lut_mask = 16'h0400;
defparam \MUX|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N18
cycloneii_lcell_comb \MUX|Mux45~8 (
// Equation(s):
// \MUX|Mux45~8_combout  = (!\MUX|Mux3~5_combout  & (\MUX|Mux3~15_combout  & ((\Control_FSM|select [2]) # (!\MUX|Mux3~6_combout ))))

	.dataa(\MUX|Mux3~6_combout ),
	.datab(\MUX|Mux3~5_combout ),
	.datac(\Control_FSM|select [2]),
	.datad(\MUX|Mux3~15_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~8 .lut_mask = 16'h3100;
defparam \MUX|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N20
cycloneii_lcell_comb \MUX|Mux45~9 (
// Equation(s):
// \MUX|Mux45~9_combout  = (\MUX|Mux3~7_combout ) # ((\MUX|Mux3~13_combout  & \MUX|Mux3~15_combout ))

	.dataa(\MUX|Mux3~7_combout ),
	.datab(vcc),
	.datac(\MUX|Mux3~13_combout ),
	.datad(\MUX|Mux3~15_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~9 .lut_mask = 16'hFAAA;
defparam \MUX|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneii_lcell_comb \R0|data_r~11 (
// Equation(s):
// \R0|data_r~11_combout  = (\Control_FSM|mvt~regout  & ((\MUX|buswires [3]))) # (!\Control_FSM|mvt~regout  & (\MUX|buswires [11]))

	.dataa(vcc),
	.datab(\MUX|buswires [11]),
	.datac(\MUX|buswires [3]),
	.datad(\Control_FSM|mvt~regout ),
	.cin(gnd),
	.combout(\R0|data_r~11_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~11 .lut_mask = 16'hF0CC;
defparam \R0|data_r~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N0
cycloneii_lcell_comb \Control_FSM|r3_in~0 (
// Equation(s):
// \Control_FSM|r3_in~0_combout  = (\Control_FSM|r2_in~0_combout  & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [8]) # ((!\Control_FSM|done~regout  & \Control_FSM|r3_in~regout )))) # (!\Control_FSM|r2_in~0_combout  & (!\Control_FSM|done~regout  
// & (\Control_FSM|r3_in~regout )))

	.dataa(\Control_FSM|r2_in~0_combout ),
	.datab(\Control_FSM|done~regout ),
	.datac(\Control_FSM|r3_in~regout ),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Control_FSM|r3_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|r3_in~0 .lut_mask = 16'hBA30;
defparam \Control_FSM|r3_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N1
cycloneii_lcell_ff \Control_FSM|r3_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|r3_in~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|r3_in~regout ));

// Location: LCFF_X49_Y33_N13
cycloneii_lcell_ff \R3|data_r[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [11]));

// Location: LCCOMB_X48_Y32_N26
cycloneii_lcell_comb \MUX|Mux33~3 (
// Equation(s):
// \MUX|Mux33~3_combout  = (\MUX|Mux45~8_combout  & (((\MUX|Mux45~9_combout )))) # (!\MUX|Mux45~8_combout  & ((\MUX|Mux45~9_combout  & (\R2|data_r [11])) # (!\MUX|Mux45~9_combout  & ((\R3|data_r [11])))))

	.dataa(\R2|data_r [11]),
	.datab(\MUX|Mux45~8_combout ),
	.datac(\MUX|Mux45~9_combout ),
	.datad(\R3|data_r [11]),
	.cin(gnd),
	.combout(\MUX|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux33~3 .lut_mask = 16'hE3E0;
defparam \MUX|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N25
cycloneii_lcell_ff \R4|data_r[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [11]));

// Location: LCCOMB_X48_Y33_N18
cycloneii_lcell_comb \COUNTER_R7|r7[11]~10 (
// Equation(s):
// \COUNTER_R7|r7[11]~10_combout  = (\Control_FSM|pc_in~regout  & \MUX|buswires [11])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|pc_in~regout ),
	.datad(\MUX|buswires [11]),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[11]~10 .lut_mask = 16'hF000;
defparam \COUNTER_R7|r7[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N5
cycloneii_lcell_ff \IR|reg_ry[1] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ry [1]));

// Location: LCCOMB_X55_Y32_N8
cycloneii_lcell_comb \MUX|Mux3~18 (
// Equation(s):
// \MUX|Mux3~18_combout  = (\Control_FSM|select [2] & ((\Control_FSM|select [3] & ((!\IR|reg_ry [1]))) # (!\Control_FSM|select [3] & (!\Control_FSM|select [0]))))

	.dataa(\Control_FSM|select [2]),
	.datab(\Control_FSM|select [3]),
	.datac(\Control_FSM|select [0]),
	.datad(\IR|reg_ry [1]),
	.cin(gnd),
	.combout(\MUX|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~18 .lut_mask = 16'h028A;
defparam \MUX|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneii_lcell_comb \MUX|Mux3~17 (
// Equation(s):
// \MUX|Mux3~17_combout  = (\Control_FSM|select [1] & (!\IR|reg_rx [1] & (\Control_FSM|select [3] & !\Control_FSM|select [2])))

	.dataa(\Control_FSM|select [1]),
	.datab(\IR|reg_rx [1]),
	.datac(\Control_FSM|select [3]),
	.datad(\Control_FSM|select [2]),
	.cin(gnd),
	.combout(\MUX|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~17 .lut_mask = 16'h0020;
defparam \MUX|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N6
cycloneii_lcell_comb \MUX|Mux45~5 (
// Equation(s):
// \MUX|Mux45~5_combout  = (\Control_FSM|select [0] & (!\Control_FSM|select [2] & ((!\Control_FSM|select [1]) # (!\Control_FSM|select [3]))))

	.dataa(\Control_FSM|select [0]),
	.datab(\Control_FSM|select [3]),
	.datac(\Control_FSM|select [2]),
	.datad(\Control_FSM|select [1]),
	.cin(gnd),
	.combout(\MUX|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~5 .lut_mask = 16'h020A;
defparam \MUX|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneii_lcell_comb \MUX|Mux45~6 (
// Equation(s):
// \MUX|Mux45~6_combout  = (\MUX|Mux3~18_combout ) # ((\MUX|Mux3~17_combout ) # (\MUX|Mux45~5_combout ))

	.dataa(vcc),
	.datab(\MUX|Mux3~18_combout ),
	.datac(\MUX|Mux3~17_combout ),
	.datad(\MUX|Mux45~5_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~6 .lut_mask = 16'hFFFC;
defparam \MUX|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneii_lcell_comb \R0|data_r~5 (
// Equation(s):
// \R0|data_r~5_combout  = (!\Control_FSM|mvt~regout  & \MUX|buswires [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|mvt~regout ),
	.datad(\MUX|buswires [5]),
	.cin(gnd),
	.combout(\R0|data_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~5 .lut_mask = 16'h0F00;
defparam \R0|data_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N25
cycloneii_lcell_ff \R0|data_r[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [5]));

// Location: LCFF_X51_Y32_N1
cycloneii_lcell_ff \R1|data_r[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [5]));

// Location: LCCOMB_X54_Y32_N18
cycloneii_lcell_comb \MUX|Mux15~4 (
// Equation(s):
// \MUX|Mux15~4_combout  = (\MUX|Mux3~22_combout  & (((\MUX|Mux3~12_combout )))) # (!\MUX|Mux3~22_combout  & ((\MUX|Mux3~12_combout  & (\R0|data_r [5])) # (!\MUX|Mux3~12_combout  & ((\R1|data_r [5])))))

	.dataa(\MUX|Mux3~22_combout ),
	.datab(\R0|data_r [5]),
	.datac(\MUX|Mux3~12_combout ),
	.datad(\R1|data_r [5]),
	.cin(gnd),
	.combout(\MUX|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~4 .lut_mask = 16'hE5E0;
defparam \MUX|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N2
cycloneii_lcell_comb \Control_FSM|r2_in~1 (
// Equation(s):
// \Control_FSM|r2_in~1_combout  = (\Control_FSM|r2_in~0_combout  & (((!\Control_FSM|done~regout  & \Control_FSM|r2_in~regout )) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [8]))) # (!\Control_FSM|r2_in~0_combout  & (!\Control_FSM|done~regout  
// & (\Control_FSM|r2_in~regout )))

	.dataa(\Control_FSM|r2_in~0_combout ),
	.datab(\Control_FSM|done~regout ),
	.datac(\Control_FSM|r2_in~regout ),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\Control_FSM|r2_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|r2_in~1 .lut_mask = 16'h30BA;
defparam \Control_FSM|r2_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N3
cycloneii_lcell_ff \Control_FSM|r2_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|r2_in~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|r2_in~regout ));

// Location: LCFF_X54_Y32_N5
cycloneii_lcell_ff \R2|data_r[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [5]));

// Location: LCCOMB_X55_Y32_N14
cycloneii_lcell_comb \MUX|Mux3~19 (
// Equation(s):
// \MUX|Mux3~19_combout  = ((!\MUX|Mux3~13_combout  & ((\MUX|Mux3~18_combout ) # (\MUX|Mux3~17_combout )))) # (!\MUX|Mux3~15_combout )

	.dataa(\MUX|Mux3~15_combout ),
	.datab(\MUX|Mux3~18_combout ),
	.datac(\MUX|Mux3~13_combout ),
	.datad(\MUX|Mux3~17_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~19 .lut_mask = 16'h5F5D;
defparam \MUX|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y32_N19
cycloneii_lcell_ff \R5|data_r[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [5]));

// Location: LCFF_X50_Y32_N17
cycloneii_lcell_ff \R3|data_r[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [5]));

// Location: LCCOMB_X55_Y32_N18
cycloneii_lcell_comb \MUX|Mux15~3 (
// Equation(s):
// \MUX|Mux15~3_combout  = (\MUX|Mux15~2_combout  & (((\R3|data_r [5])) # (!\MUX|Mux3~19_combout ))) # (!\MUX|Mux15~2_combout  & (\MUX|Mux3~19_combout  & (\R5|data_r [5])))

	.dataa(\MUX|Mux15~2_combout ),
	.datab(\MUX|Mux3~19_combout ),
	.datac(\R5|data_r [5]),
	.datad(\R3|data_r [5]),
	.cin(gnd),
	.combout(\MUX|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~3 .lut_mask = 16'hEA62;
defparam \MUX|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N4
cycloneii_lcell_comb \MUX|Mux15~5 (
// Equation(s):
// \MUX|Mux15~5_combout  = (\MUX|Mux3~22_combout  & ((\MUX|Mux15~4_combout  & (\R2|data_r [5])) # (!\MUX|Mux15~4_combout  & ((\MUX|Mux15~3_combout ))))) # (!\MUX|Mux3~22_combout  & (\MUX|Mux15~4_combout ))

	.dataa(\MUX|Mux3~22_combout ),
	.datab(\MUX|Mux15~4_combout ),
	.datac(\R2|data_r [5]),
	.datad(\MUX|Mux15~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux15~5 .lut_mask = 16'hE6C4;
defparam \MUX|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneii_lcell_comb \MUX|buswires[5] (
// Equation(s):
// \MUX|buswires [5] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|Mux15~5_combout ))) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|buswires [5]))

	.dataa(\MUX|buswires [5]),
	.datab(vcc),
	.datac(\MUX|Mux15~5_combout ),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [5]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[5] .lut_mask = 16'hF0AA;
defparam \MUX|buswires[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N12
cycloneii_lcell_comb \R0|data_r~6 (
// Equation(s):
// \R0|data_r~6_combout  = (!\Control_FSM|mvt~regout  & \MUX|buswires [6])

	.dataa(\Control_FSM|mvt~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [6]),
	.cin(gnd),
	.combout(\R0|data_r~6_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~6 .lut_mask = 16'h5500;
defparam \R0|data_r~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
cycloneii_lcell_comb \R2|data_r[6]~feeder (
// Equation(s):
// \R2|data_r[6]~feeder_combout  = \R0|data_r~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~6_combout ),
	.cin(gnd),
	.combout(\R2|data_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2|data_r[6]~feeder .lut_mask = 16'hFF00;
defparam \R2|data_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N29
cycloneii_lcell_ff \R2|data_r[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R2|data_r[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [6]));

// Location: LCFF_X48_Y31_N13
cycloneii_lcell_ff \R0|data_r[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [6]));

// Location: LCFF_X50_Y31_N13
cycloneii_lcell_ff \R1|data_r[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [6]));

// Location: LCCOMB_X47_Y31_N24
cycloneii_lcell_comb \R3|data_r[6]~feeder (
// Equation(s):
// \R3|data_r[6]~feeder_combout  = \R0|data_r~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~6_combout ),
	.cin(gnd),
	.combout(\R3|data_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|data_r[6]~feeder .lut_mask = 16'hFF00;
defparam \R3|data_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N25
cycloneii_lcell_ff \R3|data_r[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R3|data_r[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [6]));

// Location: LCFF_X55_Y31_N9
cycloneii_lcell_ff \R4|data_r[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [6]));

// Location: LCFF_X54_Y31_N17
cycloneii_lcell_ff \R5|data_r[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [6]));

// Location: LCCOMB_X51_Y29_N26
cycloneii_lcell_comb \Control_FSM|dout_in~0 (
// Equation(s):
// \Control_FSM|dout_in~0_combout  = (\Control_FSM|Tstate.T4~regout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & (\Control_FSM|Mux2~0_combout  & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\Control_FSM|Tstate.T4~regout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datac(\Control_FSM|Mux2~0_combout ),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\Control_FSM|dout_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|dout_in~0 .lut_mask = 16'h8000;
defparam \Control_FSM|dout_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N2
cycloneii_lcell_comb \Control_FSM|dout_in~1 (
// Equation(s):
// \Control_FSM|dout_in~1_combout  = (\Control_FSM|done~regout  & (\Control_FSM|g_in~0_combout  & ((\Control_FSM|dout_in~0_combout )))) # (!\Control_FSM|done~regout  & ((\Control_FSM|dout_in~regout ) # ((\Control_FSM|g_in~0_combout  & 
// \Control_FSM|dout_in~0_combout ))))

	.dataa(\Control_FSM|done~regout ),
	.datab(\Control_FSM|g_in~0_combout ),
	.datac(\Control_FSM|dout_in~regout ),
	.datad(\Control_FSM|dout_in~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|dout_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|dout_in~1 .lut_mask = 16'hDC50;
defparam \Control_FSM|dout_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y29_N3
cycloneii_lcell_ff \Control_FSM|dout_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|dout_in~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|dout_in~regout ));

// Location: CLKCTRL_G11
cycloneii_clkctrl \Control_FSM|dout_in~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Control_FSM|dout_in~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Control_FSM|dout_in~clkctrl_outclk ));
// synopsys translate_off
defparam \Control_FSM|dout_in~clkctrl .clock_type = "global clock";
defparam \Control_FSM|dout_in~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N22
cycloneii_lcell_comb \DOUT|dout_reg[0] (
// Equation(s):
// \DOUT|dout_reg [0] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [0]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [0]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [0]),
	.datac(\MUX|buswires [0]),
	.datad(\Control_FSM|dout_in~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DOUT|dout_reg [0]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[0] .lut_mask = 16'hF0CC;
defparam \DOUT|dout_reg[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N30
cycloneii_lcell_comb \Control_FSM|addr_in~0 (
// Equation(s):
// \Control_FSM|addr_in~0_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] $ 
// (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Control_FSM|addr_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|addr_in~0 .lut_mask = 16'h1020;
defparam \Control_FSM|addr_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N18
cycloneii_lcell_comb \Control_FSM|addr_in~1 (
// Equation(s):
// \Control_FSM|addr_in~1_combout  = (\Control_FSM|g_in~0_combout  & (((\Control_FSM|addr_in~0_combout  & \Control_FSM|Tstate.T3~regout )) # (!\Control_FSM|Tstate.000~regout )))

	.dataa(\Control_FSM|g_in~0_combout ),
	.datab(\Control_FSM|addr_in~0_combout ),
	.datac(\Control_FSM|Tstate.T3~regout ),
	.datad(\Control_FSM|Tstate.000~regout ),
	.cin(gnd),
	.combout(\Control_FSM|addr_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|addr_in~1 .lut_mask = 16'h80AA;
defparam \Control_FSM|addr_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N16
cycloneii_lcell_comb \Control_FSM|addr_in~2 (
// Equation(s):
// \Control_FSM|addr_in~2_combout  = (\Control_FSM|addr_in~1_combout ) # ((!\Control_FSM|done~regout  & \Control_FSM|addr_in~regout ))

	.dataa(vcc),
	.datab(\Control_FSM|done~regout ),
	.datac(\Control_FSM|addr_in~regout ),
	.datad(\Control_FSM|addr_in~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|addr_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|addr_in~2 .lut_mask = 16'hFF30;
defparam \Control_FSM|addr_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N17
cycloneii_lcell_ff \Control_FSM|addr_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|addr_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|addr_in~regout ));

// Location: CLKCTRL_G5
cycloneii_clkctrl \Control_FSM|addr_in~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Control_FSM|addr_in~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Control_FSM|addr_in~clkctrl_outclk ));
// synopsys translate_off
defparam \Control_FSM|addr_in~clkctrl .clock_type = "global clock";
defparam \Control_FSM|addr_in~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N12
cycloneii_lcell_comb \ADDR|reg_addr[0] (
// Equation(s):
// \ADDR|reg_addr [0] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\MUX|buswires [0])) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\ADDR|reg_addr [0])))

	.dataa(vcc),
	.datab(\Control_FSM|addr_in~clkctrl_outclk ),
	.datac(\MUX|buswires [0]),
	.datad(\ADDR|reg_addr [0]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [0]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[0] .lut_mask = 16'hF3C0;
defparam \ADDR|reg_addr[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N2
cycloneii_lcell_comb \ADDR|reg_addr[1] (
// Equation(s):
// \ADDR|reg_addr [1] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [1]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [1]))

	.dataa(vcc),
	.datab(\ADDR|reg_addr [1]),
	.datac(\Control_FSM|addr_in~clkctrl_outclk ),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [1]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[1] .lut_mask = 16'hFC0C;
defparam \ADDR|reg_addr[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneii_lcell_comb \ADDR|reg_addr[2] (
// Equation(s):
// \ADDR|reg_addr [2] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [2]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [2]))

	.dataa(\ADDR|reg_addr [2]),
	.datab(\Control_FSM|addr_in~clkctrl_outclk ),
	.datac(vcc),
	.datad(\MUX|buswires [2]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [2]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[2] .lut_mask = 16'hEE22;
defparam \ADDR|reg_addr[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N26
cycloneii_lcell_comb \ADDR|reg_addr[3] (
// Equation(s):
// \ADDR|reg_addr [3] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [3]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [3]))

	.dataa(vcc),
	.datab(\ADDR|reg_addr [3]),
	.datac(\Control_FSM|addr_in~clkctrl_outclk ),
	.datad(\MUX|buswires [3]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [3]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[3] .lut_mask = 16'hFC0C;
defparam \ADDR|reg_addr[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N20
cycloneii_lcell_comb \ADDR|reg_addr[4] (
// Equation(s):
// \ADDR|reg_addr [4] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [4]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [4]))

	.dataa(\ADDR|reg_addr [4]),
	.datab(vcc),
	.datac(\Control_FSM|addr_in~clkctrl_outclk ),
	.datad(\MUX|buswires [4]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [4]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[4] .lut_mask = 16'hFA0A;
defparam \ADDR|reg_addr[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N8
cycloneii_lcell_comb \ADDR|reg_addr[5] (
// Equation(s):
// \ADDR|reg_addr [5] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [5]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [5]))

	.dataa(vcc),
	.datab(\ADDR|reg_addr [5]),
	.datac(\Control_FSM|addr_in~clkctrl_outclk ),
	.datad(\MUX|buswires [5]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [5]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[5] .lut_mask = 16'hFC0C;
defparam \ADDR|reg_addr[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N18
cycloneii_lcell_comb \ADDR|reg_addr[6] (
// Equation(s):
// \ADDR|reg_addr [6] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [6]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [6]))

	.dataa(vcc),
	.datab(\ADDR|reg_addr [6]),
	.datac(\Control_FSM|addr_in~clkctrl_outclk ),
	.datad(\MUX|buswires [6]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [6]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[6] .lut_mask = 16'hFC0C;
defparam \ADDR|reg_addr[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
cycloneii_lcell_comb \R0|data_r~7 (
// Equation(s):
// \R0|data_r~7_combout  = (!\Control_FSM|mvt~regout  & \MUX|buswires [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|mvt~regout ),
	.datad(\MUX|buswires [7]),
	.cin(gnd),
	.combout(\R0|data_r~7_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~7 .lut_mask = 16'h0F00;
defparam \R0|data_r~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N25
cycloneii_lcell_ff \R0|data_r[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [7]));

// Location: LCFF_X50_Y31_N7
cycloneii_lcell_ff \R1|data_r[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [7]));

// Location: LCCOMB_X54_Y31_N4
cycloneii_lcell_comb \MUX|Mux21~4 (
// Equation(s):
// \MUX|Mux21~4_combout  = (\MUX|Mux3~12_combout  & ((\R0|data_r [7]) # ((\MUX|Mux3~22_combout )))) # (!\MUX|Mux3~12_combout  & (((\R1|data_r [7] & !\MUX|Mux3~22_combout ))))

	.dataa(\MUX|Mux3~12_combout ),
	.datab(\R0|data_r [7]),
	.datac(\R1|data_r [7]),
	.datad(\MUX|Mux3~22_combout ),
	.cin(gnd),
	.combout(\MUX|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux21~4 .lut_mask = 16'hAAD8;
defparam \MUX|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N8
cycloneii_lcell_comb \Control_FSM|WideOr0~0 (
// Equation(s):
// \Control_FSM|WideOr0~0_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & 
// (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] $ (((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12] & \MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control_FSM|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|WideOr0~0 .lut_mask = 16'h0F9C;
defparam \Control_FSM|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N6
cycloneii_lcell_comb \Control_FSM|a_in~0 (
// Equation(s):
// \Control_FSM|a_in~0_combout  = (\Control_FSM|a_in~regout  & !\Control_FSM|done~regout )

	.dataa(\Control_FSM|a_in~regout ),
	.datab(vcc),
	.datac(\Control_FSM|done~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control_FSM|a_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|a_in~0 .lut_mask = 16'h0A0A;
defparam \Control_FSM|a_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N28
cycloneii_lcell_comb \Control_FSM|a_in~1 (
// Equation(s):
// \Control_FSM|a_in~1_combout  = (\Control_FSM|a_in~0_combout ) # ((\Control_FSM|g_in~0_combout  & (\Control_FSM|Tstate.T3~regout  & \Control_FSM|WideOr0~0_combout )))

	.dataa(\Control_FSM|g_in~0_combout ),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\Control_FSM|WideOr0~0_combout ),
	.datad(\Control_FSM|a_in~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|a_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|a_in~1 .lut_mask = 16'hFF80;
defparam \Control_FSM|a_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y29_N29
cycloneii_lcell_ff \Control_FSM|a_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|a_in~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|a_in~regout ));

// Location: LCFF_X50_Y29_N5
cycloneii_lcell_ff \A|reg_a[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [0]));

// Location: LCFF_X51_Y30_N19
cycloneii_lcell_ff \A|reg_a[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [1]));

// Location: LCCOMB_X53_Y29_N14
cycloneii_lcell_comb \ALU|ShiftLeft0~8 (
// Equation(s):
// \ALU|ShiftLeft0~8_combout  = (\MUX|buswires [1] & ((\MUX|buswires [0] & (\A|reg_a [0])) # (!\MUX|buswires [0] & ((\A|reg_a [1])))))

	.dataa(\MUX|buswires [0]),
	.datab(\A|reg_a [0]),
	.datac(\MUX|buswires [1]),
	.datad(\A|reg_a [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~8 .lut_mask = 16'hD080;
defparam \ALU|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N25
cycloneii_lcell_ff \A|reg_a[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [4]));

// Location: LCCOMB_X48_Y31_N16
cycloneii_lcell_comb \A|reg_a[6]~feeder (
// Equation(s):
// \A|reg_a[6]~feeder_combout  = \MUX|buswires [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [6]),
	.cin(gnd),
	.combout(\A|reg_a[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \A|reg_a[6]~feeder .lut_mask = 16'hFF00;
defparam \A|reg_a[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N17
cycloneii_lcell_ff \A|reg_a[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\A|reg_a[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [6]));

// Location: LCCOMB_X49_Y29_N30
cycloneii_lcell_comb \ALU|ShiftLeft0~20 (
// Equation(s):
// \ALU|ShiftLeft0~20_combout  = (\MUX|buswires [1] & (\A|reg_a [4])) # (!\MUX|buswires [1] & ((\A|reg_a [6])))

	.dataa(vcc),
	.datab(\MUX|buswires [1]),
	.datac(\A|reg_a [4]),
	.datad(\A|reg_a [6]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~20 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N24
cycloneii_lcell_comb \ALU|ShiftLeft0~25 (
// Equation(s):
// \ALU|ShiftLeft0~25_combout  = (\MUX|buswires [0] & ((\ALU|ShiftLeft0~20_combout ))) # (!\MUX|buswires [0] & (\ALU|ShiftLeft0~24_combout ))

	.dataa(\ALU|ShiftLeft0~24_combout ),
	.datab(\MUX|buswires [0]),
	.datac(vcc),
	.datad(\ALU|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~25 .lut_mask = 16'hEE22;
defparam \ALU|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N11
cycloneii_lcell_ff \A|reg_a[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [2]));

// Location: LCCOMB_X53_Y29_N12
cycloneii_lcell_comb \ALU|ShiftLeft0~9 (
// Equation(s):
// \ALU|ShiftLeft0~9_combout  = (!\MUX|buswires [1] & ((\MUX|buswires [0] & ((\A|reg_a [2]))) # (!\MUX|buswires [0] & (\A|reg_a [3]))))

	.dataa(\A|reg_a [3]),
	.datab(\A|reg_a [2]),
	.datac(\MUX|buswires [1]),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~9 .lut_mask = 16'h0C0A;
defparam \ALU|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
cycloneii_lcell_comb \ALU|ShiftLeft0~26 (
// Equation(s):
// \ALU|ShiftLeft0~26_combout  = (\MUX|buswires [2] & ((\ALU|ShiftLeft0~8_combout ) # ((\ALU|ShiftLeft0~9_combout )))) # (!\MUX|buswires [2] & (((\ALU|ShiftLeft0~25_combout ))))

	.dataa(\MUX|buswires [2]),
	.datab(\ALU|ShiftLeft0~8_combout ),
	.datac(\ALU|ShiftLeft0~25_combout ),
	.datad(\ALU|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~26 .lut_mask = 16'hFAD8;
defparam \ALU|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N9
cycloneii_lcell_ff \A|reg_a[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [7]));

// Location: LCCOMB_X50_Y29_N2
cycloneii_lcell_comb \Control_FSM|ula~7 (
// Equation(s):
// \Control_FSM|ula~7_combout  = (\Control_FSM|ula~5_combout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12] $ (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15])))

	.dataa(vcc),
	.datab(\Control_FSM|ula~5_combout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control_FSM|ula~7_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|ula~7 .lut_mask = 16'h0CC0;
defparam \Control_FSM|ula~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N3
cycloneii_lcell_ff \Control_FSM|ula[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|ula~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|ula[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|ula [0]));

// Location: LCCOMB_X49_Y29_N20
cycloneii_lcell_comb \ALU|Mux7~2 (
// Equation(s):
// \ALU|Mux7~2_combout  = (\MUX|buswires [7] & (\A|reg_a [7] & !\Control_FSM|ula [0]))

	.dataa(\MUX|buswires [7]),
	.datab(\A|reg_a [7]),
	.datac(vcc),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux7~2 .lut_mask = 16'h0088;
defparam \ALU|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneii_lcell_comb \ALU|Mux11~0 (
// Equation(s):
// \ALU|Mux11~0_combout  = (\MUX|buswires [3]) # ((\ALU|ShiftLeft0~4_combout ) # (!\Control_FSM|ula [0]))

	.dataa(vcc),
	.datab(\MUX|buswires [3]),
	.datac(\ALU|ShiftLeft0~4_combout ),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~0 .lut_mask = 16'hFCFF;
defparam \ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N0
cycloneii_lcell_comb \ALU|Mux7~3 (
// Equation(s):
// \ALU|Mux7~3_combout  = (\ALU|Mux0~0_combout  & ((\ALU|Mux7~2_combout ) # ((\ALU|ShiftLeft0~26_combout  & !\ALU|Mux11~0_combout ))))

	.dataa(\ALU|Mux0~0_combout ),
	.datab(\ALU|ShiftLeft0~26_combout ),
	.datac(\ALU|Mux7~2_combout ),
	.datad(\ALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux7~3 .lut_mask = 16'hA0A8;
defparam \ALU|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N24
cycloneii_lcell_comb \R0|data_r~12 (
// Equation(s):
// \R0|data_r~12_combout  = (\Control_FSM|mvt~regout  & (\MUX|buswires [4])) # (!\Control_FSM|mvt~regout  & ((\MUX|buswires [12])))

	.dataa(vcc),
	.datab(\MUX|buswires [4]),
	.datac(\MUX|buswires [12]),
	.datad(\Control_FSM|mvt~regout ),
	.cin(gnd),
	.combout(\R0|data_r~12_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~12 .lut_mask = 16'hCCF0;
defparam \R0|data_r~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y33_N5
cycloneii_lcell_ff \R0|data_r[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [12]));

// Location: LCFF_X51_Y33_N15
cycloneii_lcell_ff \R1|data_r[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [12]));

// Location: LCCOMB_X51_Y33_N14
cycloneii_lcell_comb \MUX|Mux36~0 (
// Equation(s):
// \MUX|Mux36~0_combout  = (\MUX|Mux24~0_combout  & ((\R1|data_r [12]) # ((\R0|data_r [12] & \MUX|Mux3~4_combout )))) # (!\MUX|Mux24~0_combout  & (\R0|data_r [12] & ((\MUX|Mux3~4_combout ))))

	.dataa(\MUX|Mux24~0_combout ),
	.datab(\R0|data_r [12]),
	.datac(\R1|data_r [12]),
	.datad(\MUX|Mux3~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux36~0 .lut_mask = 16'hECA0;
defparam \MUX|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N30
cycloneii_lcell_comb \MUX|Mux3~6 (
// Equation(s):
// \MUX|Mux3~6_combout  = (\Control_FSM|select [1] & (((!\IR|reg_rx [0] & !\IR|reg_rx [2])) # (!\Control_FSM|select [3])))

	.dataa(\IR|reg_rx [0]),
	.datab(\Control_FSM|select [3]),
	.datac(\IR|reg_rx [2]),
	.datad(\Control_FSM|select [1]),
	.cin(gnd),
	.combout(\MUX|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~6 .lut_mask = 16'h3700;
defparam \MUX|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N20
cycloneii_lcell_comb \MUX|Mux3~7 (
// Equation(s):
// \MUX|Mux3~7_combout  = (\MUX|Mux3~5_combout ) # ((!\Control_FSM|select [2] & \MUX|Mux3~6_combout ))

	.dataa(vcc),
	.datab(\MUX|Mux3~5_combout ),
	.datac(\Control_FSM|select [2]),
	.datad(\MUX|Mux3~6_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~7 .lut_mask = 16'hCFCC;
defparam \MUX|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N22
cycloneii_lcell_comb \MUX|Mux45~7 (
// Equation(s):
// \MUX|Mux45~7_combout  = (\MUX|Mux3~15_combout  & (!\MUX|Mux3~7_combout  & ((\Control_FSM|select [2]) # (!\MUX|Mux3~1_combout ))))

	.dataa(\MUX|Mux3~1_combout ),
	.datab(\MUX|Mux3~15_combout ),
	.datac(\MUX|Mux3~7_combout ),
	.datad(\Control_FSM|select [2]),
	.cin(gnd),
	.combout(\MUX|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~7 .lut_mask = 16'h0C04;
defparam \MUX|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N31
cycloneii_lcell_ff \R4|data_r[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [12]));

// Location: LCFF_X50_Y32_N27
cycloneii_lcell_ff \R3|data_r[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [12]));

// Location: LCFF_X48_Y32_N13
cycloneii_lcell_ff \R2|data_r[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [12]));

// Location: LCCOMB_X48_Y32_N16
cycloneii_lcell_comb \MUX|Mux36~3 (
// Equation(s):
// \MUX|Mux36~3_combout  = (\MUX|Mux45~9_combout  & ((\MUX|Mux45~8_combout ) # ((\R2|data_r [12])))) # (!\MUX|Mux45~9_combout  & (!\MUX|Mux45~8_combout  & (\R3|data_r [12])))

	.dataa(\MUX|Mux45~9_combout ),
	.datab(\MUX|Mux45~8_combout ),
	.datac(\R3|data_r [12]),
	.datad(\R2|data_r [12]),
	.cin(gnd),
	.combout(\MUX|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux36~3 .lut_mask = 16'hBA98;
defparam \MUX|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N30
cycloneii_lcell_comb \MUX|Mux36~4 (
// Equation(s):
// \MUX|Mux36~4_combout  = (\MUX|Mux45~7_combout  & ((\MUX|Mux36~3_combout  & ((\R4|data_r [12]))) # (!\MUX|Mux36~3_combout  & (\MUX|Mux36~2_combout )))) # (!\MUX|Mux45~7_combout  & (((\MUX|Mux36~3_combout ))))

	.dataa(\MUX|Mux36~2_combout ),
	.datab(\MUX|Mux45~7_combout ),
	.datac(\R4|data_r [12]),
	.datad(\MUX|Mux36~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux36~4 .lut_mask = 16'hF388;
defparam \MUX|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneii_lcell_comb \MUX|Mux36~5 (
// Equation(s):
// \MUX|Mux36~5_combout  = (\MUX|Mux36~0_combout ) # ((\MUX|Mux3~22_combout  & \MUX|Mux36~4_combout ))

	.dataa(\MUX|Mux3~22_combout ),
	.datab(\MUX|Mux36~0_combout ),
	.datac(\MUX|Mux36~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MUX|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux36~5 .lut_mask = 16'hECEC;
defparam \MUX|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N0
cycloneii_lcell_comb \MUX|buswires[12] (
// Equation(s):
// \MUX|buswires [12] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|Mux36~5_combout ))) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|buswires [12]))

	.dataa(vcc),
	.datab(\MUX|buswires [12]),
	.datac(\MUX|Mux36~5_combout ),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [12]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[12] .lut_mask = 16'hF0CC;
defparam \MUX|buswires[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N9
cycloneii_lcell_ff \A|reg_a[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [12]));

// Location: LCCOMB_X51_Y32_N0
cycloneii_lcell_comb \MUX|buswires[13] (
// Equation(s):
// \MUX|buswires [13] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|Mux39~5_combout )) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|buswires [13])))

	.dataa(\MUX|Mux39~5_combout ),
	.datab(\MUX|buswires [13]),
	.datac(vcc),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [13]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[13] .lut_mask = 16'hAACC;
defparam \MUX|buswires[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y32_N15
cycloneii_lcell_ff \A|reg_a[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [13]));

// Location: LCCOMB_X51_Y31_N14
cycloneii_lcell_comb \ALU|ShiftRight0~8 (
// Equation(s):
// \ALU|ShiftRight0~8_combout  = (!\MUX|buswires [1] & ((\MUX|buswires [0] & ((\A|reg_a [13]))) # (!\MUX|buswires [0] & (\A|reg_a [12]))))

	.dataa(\MUX|buswires [0]),
	.datab(\MUX|buswires [1]),
	.datac(\A|reg_a [12]),
	.datad(\A|reg_a [13]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~8 .lut_mask = 16'h3210;
defparam \ALU|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N8
cycloneii_lcell_comb \R0|data_r~15 (
// Equation(s):
// \R0|data_r~15_combout  = (\Control_FSM|mvt~regout  & ((\MUX|buswires [7]))) # (!\Control_FSM|mvt~regout  & (\MUX|buswires [15]))

	.dataa(vcc),
	.datab(\Control_FSM|mvt~regout ),
	.datac(\MUX|buswires [15]),
	.datad(\MUX|buswires [7]),
	.cin(gnd),
	.combout(\R0|data_r~15_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~15 .lut_mask = 16'hFC30;
defparam \R0|data_r~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N23
cycloneii_lcell_ff \R3|data_r[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [15]));

// Location: LCCOMB_X48_Y32_N2
cycloneii_lcell_comb \MUX|Mux45~13 (
// Equation(s):
// \MUX|Mux45~13_combout  = (\MUX|Mux45~9_combout  & ((\R2|data_r [15]) # ((\MUX|Mux45~8_combout )))) # (!\MUX|Mux45~9_combout  & (((\R3|data_r [15] & !\MUX|Mux45~8_combout ))))

	.dataa(\R2|data_r [15]),
	.datab(\R3|data_r [15]),
	.datac(\MUX|Mux45~9_combout ),
	.datad(\MUX|Mux45~8_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~13 .lut_mask = 16'hF0AC;
defparam \MUX|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N14
cycloneii_lcell_comb \COUNTER_R7|r7[15]~14 (
// Equation(s):
// \COUNTER_R7|r7[15]~14_combout  = (\Control_FSM|pc_in~regout  & \MUX|buswires [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|pc_in~regout ),
	.datad(\MUX|buswires [15]),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[15]~14 .lut_mask = 16'hF000;
defparam \COUNTER_R7|r7[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneii_lcell_comb \MUX|Mux45~16 (
// Equation(s):
// \MUX|Mux45~16_combout  = (\Control_FSM|select [2]) # ((\Control_FSM|select [1] & \Control_FSM|select [3]))

	.dataa(\Control_FSM|select [1]),
	.datab(\Control_FSM|select [3]),
	.datac(\Control_FSM|select [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MUX|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~16 .lut_mask = 16'hF8F8;
defparam \MUX|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N4
cycloneii_lcell_comb \MUX|Mux45~11 (
// Equation(s):
// \MUX|Mux45~11_combout  = (\MUX|Mux45~6_combout  & ((\G|g_reg [15]) # ((\MUX|Mux45~16_combout )))) # (!\MUX|Mux45~6_combout  & (((\COUNTER_R7|r7[15]~14_combout  & !\MUX|Mux45~16_combout ))))

	.dataa(\G|g_reg [15]),
	.datab(\MUX|Mux45~6_combout ),
	.datac(\COUNTER_R7|r7[15]~14_combout ),
	.datad(\MUX|Mux45~16_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~11 .lut_mask = 16'hCCB8;
defparam \MUX|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N27
cycloneii_lcell_ff \R5|data_r[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [15]));

// Location: LCCOMB_X48_Y30_N26
cycloneii_lcell_comb \MUX|Mux45~12 (
// Equation(s):
// \MUX|Mux45~12_combout  = (\MUX|Mux45~11_combout  & (((\R5|data_r [15]) # (!\MUX|Mux45~16_combout )))) # (!\MUX|Mux45~11_combout  & (\MEM_DADOS|altsyncram_component|auto_generated|q_a [15] & ((\MUX|Mux45~16_combout ))))

	.dataa(\MEM_DADOS|altsyncram_component|auto_generated|q_a [15]),
	.datab(\MUX|Mux45~11_combout ),
	.datac(\R5|data_r [15]),
	.datad(\MUX|Mux45~16_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~12 .lut_mask = 16'hE2CC;
defparam \MUX|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N20
cycloneii_lcell_comb \MUX|Mux45~14 (
// Equation(s):
// \MUX|Mux45~14_combout  = (\MUX|Mux45~7_combout  & ((\MUX|Mux45~13_combout  & (\R4|data_r [15])) # (!\MUX|Mux45~13_combout  & ((\MUX|Mux45~12_combout ))))) # (!\MUX|Mux45~7_combout  & (((\MUX|Mux45~13_combout ))))

	.dataa(\R4|data_r [15]),
	.datab(\MUX|Mux45~7_combout ),
	.datac(\MUX|Mux45~13_combout ),
	.datad(\MUX|Mux45~12_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~14 .lut_mask = 16'hBCB0;
defparam \MUX|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N0
cycloneii_lcell_comb \MUX|Mux3~8 (
// Equation(s):
// \MUX|Mux3~8_combout  = (\Control_FSM|select [2] & (((\IR|reg_ry [1]) # (\IR|reg_ry [2])) # (!\Control_FSM|select [3])))

	.dataa(\Control_FSM|select [3]),
	.datab(\Control_FSM|select [2]),
	.datac(\IR|reg_ry [1]),
	.datad(\IR|reg_ry [2]),
	.cin(gnd),
	.combout(\MUX|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~8 .lut_mask = 16'hCCC4;
defparam \MUX|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y30_N6
cycloneii_lcell_comb \MUX|Mux3~9 (
// Equation(s):
// \MUX|Mux3~9_combout  = (\MUX|Mux3~8_combout ) # ((\Control_FSM|select [0] & !\Control_FSM|select [3]))

	.dataa(vcc),
	.datab(\MUX|Mux3~8_combout ),
	.datac(\Control_FSM|select [0]),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~9 .lut_mask = 16'hCCFC;
defparam \MUX|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N2
cycloneii_lcell_comb \MUX|Mux24~0 (
// Equation(s):
// \MUX|Mux24~0_combout  = (!\MUX|Mux3~4_combout  & (!\MUX|Mux3~9_combout  & ((\Control_FSM|select [2]) # (!\MUX|Mux3~10_combout ))))

	.dataa(\MUX|Mux3~4_combout ),
	.datab(\MUX|Mux3~10_combout ),
	.datac(\Control_FSM|select [2]),
	.datad(\MUX|Mux3~9_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~0 .lut_mask = 16'h0051;
defparam \MUX|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N9
cycloneii_lcell_ff \R0|data_r[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [15]));

// Location: LCCOMB_X48_Y32_N28
cycloneii_lcell_comb \R1|data_r[15]~feeder (
// Equation(s):
// \R1|data_r[15]~feeder_combout  = \R0|data_r~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~15_combout ),
	.cin(gnd),
	.combout(\R1|data_r[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R1|data_r[15]~feeder .lut_mask = 16'hFF00;
defparam \R1|data_r[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N29
cycloneii_lcell_ff \R1|data_r[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R1|data_r[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [15]));

// Location: LCCOMB_X47_Y30_N30
cycloneii_lcell_comb \MUX|Mux45~10 (
// Equation(s):
// \MUX|Mux45~10_combout  = (\MUX|Mux3~4_combout  & ((\R0|data_r [15]) # ((\MUX|Mux24~0_combout  & \R1|data_r [15])))) # (!\MUX|Mux3~4_combout  & (\MUX|Mux24~0_combout  & ((\R1|data_r [15]))))

	.dataa(\MUX|Mux3~4_combout ),
	.datab(\MUX|Mux24~0_combout ),
	.datac(\R0|data_r [15]),
	.datad(\R1|data_r [15]),
	.cin(gnd),
	.combout(\MUX|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~10 .lut_mask = 16'hECA0;
defparam \MUX|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N18
cycloneii_lcell_comb \MUX|Mux45~15 (
// Equation(s):
// \MUX|Mux45~15_combout  = (\MUX|Mux45~10_combout ) # ((\MUX|Mux45~14_combout  & \MUX|Mux3~22_combout ))

	.dataa(vcc),
	.datab(\MUX|Mux45~14_combout ),
	.datac(\MUX|Mux45~10_combout ),
	.datad(\MUX|Mux3~22_combout ),
	.cin(gnd),
	.combout(\MUX|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux45~15 .lut_mask = 16'hFCF0;
defparam \MUX|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneii_lcell_comb \MUX|buswires[15] (
// Equation(s):
// \MUX|buswires [15] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|Mux45~15_combout ))) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|buswires [15]))

	.dataa(\MUX|buswires [15]),
	.datab(\MUX|Mux45~15_combout ),
	.datac(\MUX|Mux50~3clkctrl_outclk ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MUX|buswires [15]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[15] .lut_mask = 16'hCACA;
defparam \MUX|buswires[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N17
cycloneii_lcell_ff \A|reg_a[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [15]));

// Location: LCCOMB_X47_Y31_N20
cycloneii_lcell_comb \ALU|ShiftRight0~7 (
// Equation(s):
// \ALU|ShiftRight0~7_combout  = (\MUX|buswires [1] & ((\MUX|buswires [0] & ((\A|reg_a [15]))) # (!\MUX|buswires [0] & (\A|reg_a [14]))))

	.dataa(\A|reg_a [14]),
	.datab(\MUX|buswires [1]),
	.datac(\A|reg_a [15]),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~7 .lut_mask = 16'hC088;
defparam \ALU|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N2
cycloneii_lcell_comb \ALU|Mux8~0 (
// Equation(s):
// \ALU|Mux8~0_combout  = (\MUX|buswires [2] & ((\ALU|ShiftRight0~8_combout ) # ((\ALU|ShiftRight0~7_combout )))) # (!\MUX|buswires [2] & (((\ALU|ShiftRight0~6_combout ))))

	.dataa(\MUX|buswires [2]),
	.datab(\ALU|ShiftRight0~8_combout ),
	.datac(\ALU|ShiftRight0~7_combout ),
	.datad(\ALU|ShiftRight0~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~0 .lut_mask = 16'hFDA8;
defparam \ALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneii_lcell_comb \ALU|ShiftLeft0~0 (
// Equation(s):
// \ALU|ShiftLeft0~0_combout  = (\A|reg_a [0] & (!\MUX|buswires [2] & (!\MUX|buswires [1] & !\MUX|buswires [0])))

	.dataa(\A|reg_a [0]),
	.datab(\MUX|buswires [2]),
	.datac(\MUX|buswires [1]),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~0 .lut_mask = 16'h0002;
defparam \ALU|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
cycloneii_lcell_comb \ALU|Mux8~1 (
// Equation(s):
// \ALU|Mux8~1_combout  = (\ALU|ShiftLeft0~4_combout ) # ((\MUX|buswires [3] & ((!\ALU|ShiftLeft0~0_combout ))) # (!\MUX|buswires [3] & (\MUX|buswires [2])))

	.dataa(\MUX|buswires [3]),
	.datab(\ALU|ShiftLeft0~4_combout ),
	.datac(\MUX|buswires [2]),
	.datad(\ALU|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~1 .lut_mask = 16'hDCFE;
defparam \ALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
cycloneii_lcell_comb \ALU|Mux8~2 (
// Equation(s):
// \ALU|Mux8~2_combout  = (\Control_FSM|ula [0] & (((!\ALU|Mux8~1_combout )))) # (!\Control_FSM|ula [0] & (\MUX|buswires [8] & (\A|reg_a [8])))

	.dataa(\MUX|buswires [8]),
	.datab(\A|reg_a [8]),
	.datac(\Control_FSM|ula [0]),
	.datad(\ALU|Mux8~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~2 .lut_mask = 16'h08F8;
defparam \ALU|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N11
cycloneii_lcell_ff \A|reg_a[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [3]));

// Location: LCCOMB_X53_Y28_N28
cycloneii_lcell_comb \ALU|ShiftLeft0~11 (
// Equation(s):
// \ALU|ShiftLeft0~11_combout  = (\MUX|buswires [0] & ((\MUX|buswires [1] & ((\A|reg_a [1]))) # (!\MUX|buswires [1] & (\A|reg_a [3]))))

	.dataa(\MUX|buswires [1]),
	.datab(\MUX|buswires [0]),
	.datac(\A|reg_a [3]),
	.datad(\A|reg_a [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~11 .lut_mask = 16'hC840;
defparam \ALU|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneii_lcell_comb \ALU|ShiftLeft0~12 (
// Equation(s):
// \ALU|ShiftLeft0~12_combout  = (\MUX|buswires [1] & (\A|reg_a [2])) # (!\MUX|buswires [1] & ((\A|reg_a [4])))

	.dataa(\A|reg_a [2]),
	.datab(vcc),
	.datac(\A|reg_a [4]),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~12 .lut_mask = 16'hAAF0;
defparam \ALU|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneii_lcell_comb \ALU|ShiftLeft0~13 (
// Equation(s):
// \ALU|ShiftLeft0~13_combout  = (\ALU|ShiftLeft0~11_combout ) # ((!\MUX|buswires [0] & \ALU|ShiftLeft0~12_combout ))

	.dataa(vcc),
	.datab(\ALU|ShiftLeft0~11_combout ),
	.datac(\MUX|buswires [0]),
	.datad(\ALU|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~13 .lut_mask = 16'hCFCC;
defparam \ALU|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N4
cycloneii_lcell_comb \ALU|Mux8~3 (
// Equation(s):
// \ALU|Mux8~3_combout  = (\ALU|Mux8~2_combout  & ((\ALU|ShiftLeft0~28_combout ) # ((\ALU|Mux11~0_combout )))) # (!\ALU|Mux8~2_combout  & (((\ALU|ShiftLeft0~13_combout  & !\ALU|Mux11~0_combout ))))

	.dataa(\ALU|ShiftLeft0~28_combout ),
	.datab(\ALU|Mux8~2_combout ),
	.datac(\ALU|ShiftLeft0~13_combout ),
	.datad(\ALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~3 .lut_mask = 16'hCCB8;
defparam \ALU|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneii_lcell_comb \ALU|Add0~23 (
// Equation(s):
// \ALU|Add0~23_combout  = \MUX|buswires [7] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(\MUX|buswires [7]),
	.datac(vcc),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~23 .lut_mask = 16'h33CC;
defparam \ALU|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N10
cycloneii_lcell_comb \ALU|Add0~17 (
// Equation(s):
// \ALU|Add0~17_combout  = \MUX|buswires [5] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(\MUX|buswires [5]),
	.datac(vcc),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~17 .lut_mask = 16'h33CC;
defparam \ALU|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N14
cycloneii_lcell_comb \ALU|Add0~14 (
// Equation(s):
// \ALU|Add0~14_combout  = \MUX|buswires [4] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [4]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~14 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N30
cycloneii_lcell_comb \ALU|Add0~11 (
// Equation(s):
// \ALU|Add0~11_combout  = \MUX|buswires [3] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [3]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~11 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneii_lcell_comb \ALU|Add0~8 (
// Equation(s):
// \ALU|Add0~8_combout  = \MUX|buswires [2] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(\MUX|buswires [2]),
	.datac(vcc),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~8 .lut_mask = 16'h33CC;
defparam \ALU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneii_lcell_comb \ALU|Add0~5 (
// Equation(s):
// \ALU|Add0~5_combout  = \MUX|buswires [1] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [1]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~5 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneii_lcell_comb \ALU|Add0~0 (
// Equation(s):
// \ALU|Add0~0_combout  = \MUX|buswires [0] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [0]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~0 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneii_lcell_comb \ALU|Add0~2 (
// Equation(s):
// \ALU|Add0~2_cout  = CARRY(\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(\Control_FSM|ula [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\ALU|Add0~2_cout ));
// synopsys translate_off
defparam \ALU|Add0~2 .lut_mask = 16'h00CC;
defparam \ALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneii_lcell_comb \ALU|Add0~9 (
// Equation(s):
// \ALU|Add0~9_combout  = (\A|reg_a [2] & ((\ALU|Add0~8_combout  & (\ALU|Add0~7  & VCC)) # (!\ALU|Add0~8_combout  & (!\ALU|Add0~7 )))) # (!\A|reg_a [2] & ((\ALU|Add0~8_combout  & (!\ALU|Add0~7 )) # (!\ALU|Add0~8_combout  & ((\ALU|Add0~7 ) # (GND)))))
// \ALU|Add0~10  = CARRY((\A|reg_a [2] & (!\ALU|Add0~8_combout  & !\ALU|Add0~7 )) # (!\A|reg_a [2] & ((!\ALU|Add0~7 ) # (!\ALU|Add0~8_combout ))))

	.dataa(\A|reg_a [2]),
	.datab(\ALU|Add0~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~7 ),
	.combout(\ALU|Add0~9_combout ),
	.cout(\ALU|Add0~10 ));
// synopsys translate_off
defparam \ALU|Add0~9 .lut_mask = 16'h9617;
defparam \ALU|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneii_lcell_comb \ALU|Add0~12 (
// Equation(s):
// \ALU|Add0~12_combout  = ((\A|reg_a [3] $ (\ALU|Add0~11_combout  $ (!\ALU|Add0~10 )))) # (GND)
// \ALU|Add0~13  = CARRY((\A|reg_a [3] & ((\ALU|Add0~11_combout ) # (!\ALU|Add0~10 ))) # (!\A|reg_a [3] & (\ALU|Add0~11_combout  & !\ALU|Add0~10 )))

	.dataa(\A|reg_a [3]),
	.datab(\ALU|Add0~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~10 ),
	.combout(\ALU|Add0~12_combout ),
	.cout(\ALU|Add0~13 ));
// synopsys translate_off
defparam \ALU|Add0~12 .lut_mask = 16'h698E;
defparam \ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneii_lcell_comb \ALU|Add0~15 (
// Equation(s):
// \ALU|Add0~15_combout  = (\A|reg_a [4] & ((\ALU|Add0~14_combout  & (\ALU|Add0~13  & VCC)) # (!\ALU|Add0~14_combout  & (!\ALU|Add0~13 )))) # (!\A|reg_a [4] & ((\ALU|Add0~14_combout  & (!\ALU|Add0~13 )) # (!\ALU|Add0~14_combout  & ((\ALU|Add0~13 ) # 
// (GND)))))
// \ALU|Add0~16  = CARRY((\A|reg_a [4] & (!\ALU|Add0~14_combout  & !\ALU|Add0~13 )) # (!\A|reg_a [4] & ((!\ALU|Add0~13 ) # (!\ALU|Add0~14_combout ))))

	.dataa(\A|reg_a [4]),
	.datab(\ALU|Add0~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~13 ),
	.combout(\ALU|Add0~15_combout ),
	.cout(\ALU|Add0~16 ));
// synopsys translate_off
defparam \ALU|Add0~15 .lut_mask = 16'h9617;
defparam \ALU|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneii_lcell_comb \ALU|Add0~18 (
// Equation(s):
// \ALU|Add0~18_combout  = ((\A|reg_a [5] $ (\ALU|Add0~17_combout  $ (!\ALU|Add0~16 )))) # (GND)
// \ALU|Add0~19  = CARRY((\A|reg_a [5] & ((\ALU|Add0~17_combout ) # (!\ALU|Add0~16 ))) # (!\A|reg_a [5] & (\ALU|Add0~17_combout  & !\ALU|Add0~16 )))

	.dataa(\A|reg_a [5]),
	.datab(\ALU|Add0~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~16 ),
	.combout(\ALU|Add0~18_combout ),
	.cout(\ALU|Add0~19 ));
// synopsys translate_off
defparam \ALU|Add0~18 .lut_mask = 16'h698E;
defparam \ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneii_lcell_comb \ALU|Add0~24 (
// Equation(s):
// \ALU|Add0~24_combout  = ((\A|reg_a [7] $ (\ALU|Add0~23_combout  $ (!\ALU|Add0~22 )))) # (GND)
// \ALU|Add0~25  = CARRY((\A|reg_a [7] & ((\ALU|Add0~23_combout ) # (!\ALU|Add0~22 ))) # (!\A|reg_a [7] & (\ALU|Add0~23_combout  & !\ALU|Add0~22 )))

	.dataa(\A|reg_a [7]),
	.datab(\ALU|Add0~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~22 ),
	.combout(\ALU|Add0~24_combout ),
	.cout(\ALU|Add0~25 ));
// synopsys translate_off
defparam \ALU|Add0~24 .lut_mask = 16'h698E;
defparam \ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
cycloneii_lcell_comb \ALU|Add0~27 (
// Equation(s):
// \ALU|Add0~27_combout  = (\ALU|Add0~26_combout  & ((\A|reg_a [8] & (\ALU|Add0~25  & VCC)) # (!\A|reg_a [8] & (!\ALU|Add0~25 )))) # (!\ALU|Add0~26_combout  & ((\A|reg_a [8] & (!\ALU|Add0~25 )) # (!\A|reg_a [8] & ((\ALU|Add0~25 ) # (GND)))))
// \ALU|Add0~28  = CARRY((\ALU|Add0~26_combout  & (!\A|reg_a [8] & !\ALU|Add0~25 )) # (!\ALU|Add0~26_combout  & ((!\ALU|Add0~25 ) # (!\A|reg_a [8]))))

	.dataa(\ALU|Add0~26_combout ),
	.datab(\A|reg_a [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~25 ),
	.combout(\ALU|Add0~27_combout ),
	.cout(\ALU|Add0~28 ));
// synopsys translate_off
defparam \ALU|Add0~27 .lut_mask = 16'h9617;
defparam \ALU|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N6
cycloneii_lcell_comb \ALU|Mux8~4 (
// Equation(s):
// \ALU|Mux8~4_combout  = (!\Control_FSM|ula [2] & ((\Control_FSM|ula [1] & (\ALU|Mux8~3_combout )) # (!\Control_FSM|ula [1] & ((\ALU|Add0~27_combout )))))

	.dataa(\Control_FSM|ula [2]),
	.datab(\Control_FSM|ula [1]),
	.datac(\ALU|Mux8~3_combout ),
	.datad(\ALU|Add0~27_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~4 .lut_mask = 16'h5140;
defparam \ALU|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneii_lcell_comb \ALU|Mux8~5 (
// Equation(s):
// \ALU|Mux8~5_combout  = (\ALU|Mux8~4_combout ) # ((\ALU|Mux8~0_combout  & !\ALU|Mux5~2_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux8~0_combout ),
	.datac(\ALU|Mux5~2_combout ),
	.datad(\ALU|Mux8~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux8~5 .lut_mask = 16'hFF0C;
defparam \ALU|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneii_lcell_comb \ALU|reg_alu[8] (
// Equation(s):
// \ALU|reg_alu [8] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux8~5_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [8]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [8]),
	.datac(\ALU|Mux8~5_combout ),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [8]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[8] .lut_mask = 16'hF0CC;
defparam \ALU|reg_alu[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N22
cycloneii_lcell_comb \G|g_reg[8]~feeder (
// Equation(s):
// \G|g_reg[8]~feeder_combout  = \ALU|reg_alu [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|reg_alu [8]),
	.cin(gnd),
	.combout(\G|g_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G|g_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \G|g_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N16
cycloneii_lcell_comb \Control_FSM|g_in~2 (
// Equation(s):
// \Control_FSM|g_in~2_combout  = (\Control_FSM|done~regout  & (\Control_FSM|WideOr0~0_combout  & ((\Control_FSM|g_in~1_combout )))) # (!\Control_FSM|done~regout  & ((\Control_FSM|g_in~regout ) # ((\Control_FSM|WideOr0~0_combout  & 
// \Control_FSM|g_in~1_combout ))))

	.dataa(\Control_FSM|done~regout ),
	.datab(\Control_FSM|WideOr0~0_combout ),
	.datac(\Control_FSM|g_in~regout ),
	.datad(\Control_FSM|g_in~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|g_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|g_in~2 .lut_mask = 16'hDC50;
defparam \Control_FSM|g_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y29_N17
cycloneii_lcell_ff \Control_FSM|g_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|g_in~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|g_in~regout ));

// Location: LCFF_X49_Y30_N23
cycloneii_lcell_ff \G|g_reg[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\G|g_reg[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [8]));

// Location: LCCOMB_X48_Y32_N30
cycloneii_lcell_comb \R0|data_r~8 (
// Equation(s):
// \R0|data_r~8_combout  = (\Control_FSM|mvt~regout  & ((\MUX|buswires [0]))) # (!\Control_FSM|mvt~regout  & (\MUX|buswires [8]))

	.dataa(\MUX|buswires [8]),
	.datab(\MUX|buswires [0]),
	.datac(vcc),
	.datad(\Control_FSM|mvt~regout ),
	.cin(gnd),
	.combout(\R0|data_r~8_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~8 .lut_mask = 16'hCCAA;
defparam \R0|data_r~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N31
cycloneii_lcell_ff \R5|data_r[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [8]));

// Location: LCCOMB_X51_Y31_N4
cycloneii_lcell_comb \DOUT|dout_reg[1] (
// Equation(s):
// \DOUT|dout_reg [1] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [1]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [1]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [1]),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [1]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[1] .lut_mask = 16'hFC0C;
defparam \DOUT|dout_reg[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneii_lcell_comb \DOUT|dout_reg[2] (
// Equation(s):
// \DOUT|dout_reg [2] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [2]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [2]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [2]),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [2]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [2]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[2] .lut_mask = 16'hFC0C;
defparam \DOUT|dout_reg[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N28
cycloneii_lcell_comb \DOUT|dout_reg[3] (
// Equation(s):
// \DOUT|dout_reg [3] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [3]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [3]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [3]),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [3]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [3]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[3] .lut_mask = 16'hFC0C;
defparam \DOUT|dout_reg[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N6
cycloneii_lcell_comb \DOUT|dout_reg[4] (
// Equation(s):
// \DOUT|dout_reg [4] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [4]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [4]))

	.dataa(\DOUT|dout_reg [4]),
	.datab(vcc),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [4]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [4]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[4] .lut_mask = 16'hFA0A;
defparam \DOUT|dout_reg[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
cycloneii_lcell_comb \DOUT|dout_reg[5] (
// Equation(s):
// \DOUT|dout_reg [5] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [5]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [5]))

	.dataa(\DOUT|dout_reg [5]),
	.datab(vcc),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [5]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [5]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[5] .lut_mask = 16'hFA0A;
defparam \DOUT|dout_reg[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneii_lcell_comb \DOUT|dout_reg[6] (
// Equation(s):
// \DOUT|dout_reg [6] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [6]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [6]))

	.dataa(\DOUT|dout_reg [6]),
	.datab(vcc),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [6]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [6]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[6] .lut_mask = 16'hFA0A;
defparam \DOUT|dout_reg[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N20
cycloneii_lcell_comb \DOUT|dout_reg[7] (
// Equation(s):
// \DOUT|dout_reg [7] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [7]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [7]))

	.dataa(\Control_FSM|dout_in~clkctrl_outclk ),
	.datab(vcc),
	.datac(\DOUT|dout_reg [7]),
	.datad(\MUX|buswires [7]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [7]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[7] .lut_mask = 16'hFA50;
defparam \DOUT|dout_reg[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N30
cycloneii_lcell_comb \DOUT|dout_reg[8] (
// Equation(s):
// \DOUT|dout_reg [8] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [8]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [8]))

	.dataa(\Control_FSM|dout_in~clkctrl_outclk ),
	.datab(\DOUT|dout_reg [8]),
	.datac(vcc),
	.datad(\MUX|buswires [8]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [8]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[8] .lut_mask = 16'hEE44;
defparam \DOUT|dout_reg[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneii_lcell_comb \R0|data_r~9 (
// Equation(s):
// \R0|data_r~9_combout  = (\Control_FSM|mvt~regout  & (\MUX|buswires [1])) # (!\Control_FSM|mvt~regout  & ((\MUX|buswires [9])))

	.dataa(\Control_FSM|mvt~regout ),
	.datab(vcc),
	.datac(\MUX|buswires [1]),
	.datad(\MUX|buswires [9]),
	.cin(gnd),
	.combout(\R0|data_r~9_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~9 .lut_mask = 16'hF5A0;
defparam \R0|data_r~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N1
cycloneii_lcell_ff \R2|data_r[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [9]));

// Location: LCFF_X47_Y32_N21
cycloneii_lcell_ff \R3|data_r[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [9]));

// Location: LCCOMB_X48_Y32_N4
cycloneii_lcell_comb \MUX|Mux27~3 (
// Equation(s):
// \MUX|Mux27~3_combout  = (\MUX|Mux45~9_combout  & ((\R2|data_r [9]) # ((\MUX|Mux45~8_combout )))) # (!\MUX|Mux45~9_combout  & (((\R3|data_r [9] & !\MUX|Mux45~8_combout ))))

	.dataa(\MUX|Mux45~9_combout ),
	.datab(\R2|data_r [9]),
	.datac(\R3|data_r [9]),
	.datad(\MUX|Mux45~8_combout ),
	.cin(gnd),
	.combout(\MUX|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux27~3 .lut_mask = 16'hAAD8;
defparam \MUX|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N9
cycloneii_lcell_ff \R4|data_r[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [9]));

// Location: LCFF_X49_Y33_N25
cycloneii_lcell_ff \R5|data_r[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [9]));

// Location: LCCOMB_X49_Y32_N20
cycloneii_lcell_comb \ALU|ShiftRight0~16 (
// Equation(s):
// \ALU|ShiftRight0~16_combout  = (!\MUX|buswires [0] & ((\MUX|buswires [1] & (\A|reg_a [15])) # (!\MUX|buswires [1] & ((\A|reg_a [13])))))

	.dataa(\A|reg_a [15]),
	.datab(\MUX|buswires [0]),
	.datac(\MUX|buswires [1]),
	.datad(\A|reg_a [13]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~16 .lut_mask = 16'h2320;
defparam \ALU|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N14
cycloneii_lcell_comb \ALU|ShiftRight0~13 (
// Equation(s):
// \ALU|ShiftRight0~13_combout  = (\MUX|buswires [1] & ((\A|reg_a [12]))) # (!\MUX|buswires [1] & (\A|reg_a [10]))

	.dataa(\A|reg_a [10]),
	.datab(\MUX|buswires [1]),
	.datac(vcc),
	.datad(\A|reg_a [12]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~13 .lut_mask = 16'hEE22;
defparam \ALU|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneii_lcell_comb \ALU|ShiftRight0~14 (
// Equation(s):
// \ALU|ShiftRight0~14_combout  = (\MUX|buswires [0] & ((\ALU|ShiftRight0~13_combout ))) # (!\MUX|buswires [0] & (\ALU|ShiftRight0~4_combout ))

	.dataa(\MUX|buswires [0]),
	.datab(\ALU|ShiftRight0~4_combout ),
	.datac(vcc),
	.datad(\ALU|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~14 .lut_mask = 16'hEE44;
defparam \ALU|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneii_lcell_comb \ALU|Mux9~0 (
// Equation(s):
// \ALU|Mux9~0_combout  = (\MUX|buswires [2] & ((\ALU|ShiftRight0~15_combout ) # ((\ALU|ShiftRight0~16_combout )))) # (!\MUX|buswires [2] & (((\ALU|ShiftRight0~14_combout ))))

	.dataa(\ALU|ShiftRight0~15_combout ),
	.datab(\MUX|buswires [2]),
	.datac(\ALU|ShiftRight0~16_combout ),
	.datad(\ALU|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~0 .lut_mask = 16'hFBC8;
defparam \ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneii_lcell_comb \ALU|Add0~29 (
// Equation(s):
// \ALU|Add0~29_combout  = \MUX|buswires [9] $ (\Control_FSM|ula [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [9]),
	.datad(\Control_FSM|ula [0]),
	.cin(gnd),
	.combout(\ALU|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Add0~29 .lut_mask = 16'h0FF0;
defparam \ALU|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneii_lcell_comb \ALU|Add0~30 (
// Equation(s):
// \ALU|Add0~30_combout  = ((\A|reg_a [9] $ (\ALU|Add0~29_combout  $ (!\ALU|Add0~28 )))) # (GND)
// \ALU|Add0~31  = CARRY((\A|reg_a [9] & ((\ALU|Add0~29_combout ) # (!\ALU|Add0~28 ))) # (!\A|reg_a [9] & (\ALU|Add0~29_combout  & !\ALU|Add0~28 )))

	.dataa(\A|reg_a [9]),
	.datab(\ALU|Add0~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\ALU|Add0~28 ),
	.combout(\ALU|Add0~30_combout ),
	.cout(\ALU|Add0~31 ));
// synopsys translate_off
defparam \ALU|Add0~30 .lut_mask = 16'h698E;
defparam \ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X51_Y32_N31
cycloneii_lcell_ff \A|reg_a[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [9]));

// Location: LCCOMB_X51_Y32_N30
cycloneii_lcell_comb \ALU|reg_alu~3 (
// Equation(s):
// \ALU|reg_alu~3_combout  = (\A|reg_a [9] & \MUX|buswires [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\A|reg_a [9]),
	.datad(\MUX|buswires [9]),
	.cin(gnd),
	.combout(\ALU|reg_alu~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu~3 .lut_mask = 16'hF000;
defparam \ALU|reg_alu~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N14
cycloneii_lcell_comb \ALU|Mux11~2 (
// Equation(s):
// \ALU|Mux11~2_combout  = (\Control_FSM|ula [0] & ((\MUX|buswires [3]) # ((\MUX|buswires [2]) # (\ALU|ShiftLeft0~4_combout ))))

	.dataa(\MUX|buswires [3]),
	.datab(\Control_FSM|ula [0]),
	.datac(\MUX|buswires [2]),
	.datad(\ALU|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~2 .lut_mask = 16'hCCC8;
defparam \ALU|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N16
cycloneii_lcell_comb \ALU|Mux11~1 (
// Equation(s):
// \ALU|Mux11~1_combout  = ((\MUX|buswires [3] & !\ALU|ShiftLeft0~4_combout )) # (!\Control_FSM|ula [0])

	.dataa(\MUX|buswires [3]),
	.datab(vcc),
	.datac(\Control_FSM|ula [0]),
	.datad(\ALU|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~1 .lut_mask = 16'h0FAF;
defparam \ALU|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneii_lcell_comb \ALU|Mux9~1 (
// Equation(s):
// \ALU|Mux9~1_combout  = (\ALU|Mux11~2_combout  & (\ALU|ShiftLeft0~5_combout  & ((\ALU|Mux11~1_combout )))) # (!\ALU|Mux11~2_combout  & (((\ALU|reg_alu~3_combout ) # (!\ALU|Mux11~1_combout ))))

	.dataa(\ALU|ShiftLeft0~5_combout ),
	.datab(\ALU|reg_alu~3_combout ),
	.datac(\ALU|Mux11~2_combout ),
	.datad(\ALU|Mux11~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~1 .lut_mask = 16'hAC0F;
defparam \ALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
cycloneii_lcell_comb \ALU|ShiftLeft0~29 (
// Equation(s):
// \ALU|ShiftLeft0~29_combout  = (!\MUX|buswires [0] & ((\MUX|buswires [1] & (\A|reg_a [7])) # (!\MUX|buswires [1] & ((\A|reg_a [9])))))

	.dataa(\MUX|buswires [1]),
	.datab(\MUX|buswires [0]),
	.datac(\A|reg_a [7]),
	.datad(\A|reg_a [9]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~29 .lut_mask = 16'h3120;
defparam \ALU|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
cycloneii_lcell_comb \ALU|ShiftLeft0~27 (
// Equation(s):
// \ALU|ShiftLeft0~27_combout  = (\MUX|buswires [1] & ((\A|reg_a [6]))) # (!\MUX|buswires [1] & (\A|reg_a [8]))

	.dataa(\A|reg_a [8]),
	.datab(\MUX|buswires [1]),
	.datac(vcc),
	.datad(\A|reg_a [6]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~27 .lut_mask = 16'hEE22;
defparam \ALU|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
cycloneii_lcell_comb \ALU|ShiftLeft0~30 (
// Equation(s):
// \ALU|ShiftLeft0~30_combout  = (\ALU|ShiftLeft0~29_combout ) # ((\MUX|buswires [0] & \ALU|ShiftLeft0~27_combout ))

	.dataa(\MUX|buswires [0]),
	.datab(\ALU|ShiftLeft0~29_combout ),
	.datac(vcc),
	.datad(\ALU|ShiftLeft0~27_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~30 .lut_mask = 16'hEECC;
defparam \ALU|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
cycloneii_lcell_comb \ALU|Mux9~2 (
// Equation(s):
// \ALU|Mux9~2_combout  = (\ALU|Mux9~1_combout  & (((\ALU|ShiftLeft0~30_combout ) # (\ALU|Mux11~0_combout )))) # (!\ALU|Mux9~1_combout  & (\ALU|ShiftLeft0~17_combout  & ((!\ALU|Mux11~0_combout ))))

	.dataa(\ALU|ShiftLeft0~17_combout ),
	.datab(\ALU|Mux9~1_combout ),
	.datac(\ALU|ShiftLeft0~30_combout ),
	.datad(\ALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~2 .lut_mask = 16'hCCE2;
defparam \ALU|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneii_lcell_comb \ALU|Mux9~3 (
// Equation(s):
// \ALU|Mux9~3_combout  = (!\Control_FSM|ula [2] & ((\Control_FSM|ula [1] & ((\ALU|Mux9~2_combout ))) # (!\Control_FSM|ula [1] & (\ALU|Add0~30_combout ))))

	.dataa(\Control_FSM|ula [1]),
	.datab(\Control_FSM|ula [2]),
	.datac(\ALU|Add0~30_combout ),
	.datad(\ALU|Mux9~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~3 .lut_mask = 16'h3210;
defparam \ALU|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneii_lcell_comb \ALU|Mux9~4 (
// Equation(s):
// \ALU|Mux9~4_combout  = (\ALU|Mux9~3_combout ) # ((\ALU|Mux9~0_combout  & !\ALU|Mux5~2_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux9~0_combout ),
	.datac(\ALU|Mux5~2_combout ),
	.datad(\ALU|Mux9~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux9~4 .lut_mask = 16'hFF0C;
defparam \ALU|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N26
cycloneii_lcell_comb \ALU|reg_alu[9] (
// Equation(s):
// \ALU|reg_alu [9] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux9~4_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [9]))

	.dataa(\ALU|Mux16~0clkctrl_outclk ),
	.datab(\ALU|reg_alu [9]),
	.datac(vcc),
	.datad(\ALU|Mux9~4_combout ),
	.cin(gnd),
	.combout(\ALU|reg_alu [9]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[9] .lut_mask = 16'hEE44;
defparam \ALU|reg_alu[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N24
cycloneii_lcell_comb \G|g_reg[9]~feeder (
// Equation(s):
// \G|g_reg[9]~feeder_combout  = \ALU|reg_alu [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ALU|reg_alu [9]),
	.cin(gnd),
	.combout(\G|g_reg[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \G|g_reg[9]~feeder .lut_mask = 16'hFF00;
defparam \G|g_reg[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N25
cycloneii_lcell_ff \G|g_reg[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\G|g_reg[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [9]));

// Location: LCCOMB_X49_Y33_N16
cycloneii_lcell_comb \COUNTER_R7|r7[9]~8 (
// Equation(s):
// \COUNTER_R7|r7[9]~8_combout  = (\MUX|buswires [9] & \Control_FSM|pc_in~regout )

	.dataa(vcc),
	.datab(\MUX|buswires [9]),
	.datac(\Control_FSM|pc_in~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[9]~8 .lut_mask = 16'hC0C0;
defparam \COUNTER_R7|r7[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneii_lcell_comb \MUX|Mux27~1 (
// Equation(s):
// \MUX|Mux27~1_combout  = (\MUX|Mux45~6_combout  & ((\G|g_reg [9]) # ((\MUX|Mux45~16_combout )))) # (!\MUX|Mux45~6_combout  & (((\COUNTER_R7|r7[9]~8_combout  & !\MUX|Mux45~16_combout ))))

	.dataa(\MUX|Mux45~6_combout ),
	.datab(\G|g_reg [9]),
	.datac(\COUNTER_R7|r7[9]~8_combout ),
	.datad(\MUX|Mux45~16_combout ),
	.cin(gnd),
	.combout(\MUX|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux27~1 .lut_mask = 16'hAAD8;
defparam \MUX|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneii_lcell_comb \MUX|Mux27~2 (
// Equation(s):
// \MUX|Mux27~2_combout  = (\MUX|Mux45~16_combout  & ((\MUX|Mux27~1_combout  & ((\R5|data_r [9]))) # (!\MUX|Mux27~1_combout  & (\MEM_DADOS|altsyncram_component|auto_generated|q_a [9])))) # (!\MUX|Mux45~16_combout  & (((\MUX|Mux27~1_combout ))))

	.dataa(\MEM_DADOS|altsyncram_component|auto_generated|q_a [9]),
	.datab(\MUX|Mux45~16_combout ),
	.datac(\R5|data_r [9]),
	.datad(\MUX|Mux27~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux27~2 .lut_mask = 16'hF388;
defparam \MUX|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneii_lcell_comb \MUX|Mux27~4 (
// Equation(s):
// \MUX|Mux27~4_combout  = (\MUX|Mux45~7_combout  & ((\MUX|Mux27~3_combout  & (\R4|data_r [9])) # (!\MUX|Mux27~3_combout  & ((\MUX|Mux27~2_combout ))))) # (!\MUX|Mux45~7_combout  & (\MUX|Mux27~3_combout ))

	.dataa(\MUX|Mux45~7_combout ),
	.datab(\MUX|Mux27~3_combout ),
	.datac(\R4|data_r [9]),
	.datad(\MUX|Mux27~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux27~4 .lut_mask = 16'hE6C4;
defparam \MUX|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N18
cycloneii_lcell_comb \MUX|Mux27~5 (
// Equation(s):
// \MUX|Mux27~5_combout  = (\MUX|Mux27~0_combout ) # ((\MUX|Mux3~22_combout  & \MUX|Mux27~4_combout ))

	.dataa(\MUX|Mux27~0_combout ),
	.datab(vcc),
	.datac(\MUX|Mux3~22_combout ),
	.datad(\MUX|Mux27~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux27~5 .lut_mask = 16'hFAAA;
defparam \MUX|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N18
cycloneii_lcell_comb \MUX|buswires[9] (
// Equation(s):
// \MUX|buswires [9] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|Mux27~5_combout ))) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|buswires [9]))

	.dataa(vcc),
	.datab(\MUX|buswires [9]),
	.datac(\MUX|Mux27~5_combout ),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [9]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[9] .lut_mask = 16'hF0CC;
defparam \MUX|buswires[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N16
cycloneii_lcell_comb \DOUT|dout_reg[9] (
// Equation(s):
// \DOUT|dout_reg [9] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [9]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [9]))

	.dataa(\DOUT|dout_reg [9]),
	.datab(vcc),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [9]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [9]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[9] .lut_mask = 16'hFA0A;
defparam \DOUT|dout_reg[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N12
cycloneii_lcell_comb \MUX|buswires[10] (
// Equation(s):
// \MUX|buswires [10] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|Mux30~5_combout )) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|buswires [10])))

	.dataa(\MUX|Mux30~5_combout ),
	.datab(vcc),
	.datac(\MUX|buswires [10]),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [10]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[10] .lut_mask = 16'hAAF0;
defparam \MUX|buswires[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N10
cycloneii_lcell_comb \DOUT|dout_reg[10] (
// Equation(s):
// \DOUT|dout_reg [10] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [10]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [10]))

	.dataa(\DOUT|dout_reg [10]),
	.datab(vcc),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [10]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [10]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[10] .lut_mask = 16'hFA0A;
defparam \DOUT|dout_reg[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N4
cycloneii_lcell_comb \DOUT|dout_reg[11] (
// Equation(s):
// \DOUT|dout_reg [11] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [11]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [11]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [11]),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [11]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [11]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[11] .lut_mask = 16'hFC0C;
defparam \DOUT|dout_reg[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N30
cycloneii_lcell_comb \DOUT|dout_reg[12] (
// Equation(s):
// \DOUT|dout_reg [12] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [12]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [12]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [12]),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [12]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [12]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[12] .lut_mask = 16'hFC0C;
defparam \DOUT|dout_reg[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N22
cycloneii_lcell_comb \DOUT|dout_reg[13] (
// Equation(s):
// \DOUT|dout_reg [13] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [13]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [13]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [13]),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [13]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [13]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[13] .lut_mask = 16'hFC0C;
defparam \DOUT|dout_reg[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
cycloneii_lcell_comb \R0|data_r~14 (
// Equation(s):
// \R0|data_r~14_combout  = (\Control_FSM|mvt~regout  & ((\MUX|buswires [6]))) # (!\Control_FSM|mvt~regout  & (\MUX|buswires [14]))

	.dataa(\MUX|buswires [14]),
	.datab(vcc),
	.datac(\Control_FSM|mvt~regout ),
	.datad(\MUX|buswires [6]),
	.cin(gnd),
	.combout(\R0|data_r~14_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~14 .lut_mask = 16'hFA0A;
defparam \R0|data_r~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N7
cycloneii_lcell_ff \R0|data_r[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [14]));

// Location: LCCOMB_X46_Y31_N16
cycloneii_lcell_comb \R1|data_r[14]~feeder (
// Equation(s):
// \R1|data_r[14]~feeder_combout  = \R0|data_r~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~14_combout ),
	.cin(gnd),
	.combout(\R1|data_r[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R1|data_r[14]~feeder .lut_mask = 16'hFF00;
defparam \R1|data_r[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y31_N17
cycloneii_lcell_ff \R1|data_r[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R1|data_r[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [14]));

// Location: LCCOMB_X47_Y30_N4
cycloneii_lcell_comb \MUX|Mux42~0 (
// Equation(s):
// \MUX|Mux42~0_combout  = (\MUX|Mux3~4_combout  & ((\R0|data_r [14]) # ((\R1|data_r [14] & \MUX|Mux24~0_combout )))) # (!\MUX|Mux3~4_combout  & (((\R1|data_r [14] & \MUX|Mux24~0_combout ))))

	.dataa(\MUX|Mux3~4_combout ),
	.datab(\R0|data_r [14]),
	.datac(\R1|data_r [14]),
	.datad(\MUX|Mux24~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~0 .lut_mask = 16'hF888;
defparam \MUX|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N28
cycloneii_lcell_comb \MUX|Mux42~5 (
// Equation(s):
// \MUX|Mux42~5_combout  = (\MUX|Mux42~0_combout ) # ((\MUX|Mux42~4_combout  & \MUX|Mux3~22_combout ))

	.dataa(\MUX|Mux42~4_combout ),
	.datab(\MUX|Mux3~22_combout ),
	.datac(\MUX|Mux42~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MUX|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux42~5 .lut_mask = 16'hF8F8;
defparam \MUX|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneii_lcell_comb \MUX|buswires[14] (
// Equation(s):
// \MUX|buswires [14] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|Mux42~5_combout ))) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|buswires [14]))

	.dataa(\MUX|buswires [14]),
	.datab(\MUX|Mux42~5_combout ),
	.datac(vcc),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [14]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[14] .lut_mask = 16'hCCAA;
defparam \MUX|buswires[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N2
cycloneii_lcell_comb \DOUT|dout_reg[14] (
// Equation(s):
// \DOUT|dout_reg [14] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [14]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [14]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [14]),
	.datac(\Control_FSM|dout_in~clkctrl_outclk ),
	.datad(\MUX|buswires [14]),
	.cin(gnd),
	.combout(\DOUT|dout_reg [14]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[14] .lut_mask = 16'hFC0C;
defparam \DOUT|dout_reg[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N2
cycloneii_lcell_comb \DOUT|dout_reg[15] (
// Equation(s):
// \DOUT|dout_reg [15] = (GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & ((\MUX|buswires [15]))) # (!GLOBAL(\Control_FSM|dout_in~clkctrl_outclk ) & (\DOUT|dout_reg [15]))

	.dataa(vcc),
	.datab(\DOUT|dout_reg [15]),
	.datac(\MUX|buswires [15]),
	.datad(\Control_FSM|dout_in~clkctrl_outclk ),
	.cin(gnd),
	.combout(\DOUT|dout_reg [15]),
	.cout());
// synopsys translate_off
defparam \DOUT|dout_reg[15] .lut_mask = 16'hF0CC;
defparam \DOUT|dout_reg[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneii_lcell_comb \COUNTER_R7|r7[8]~7 (
// Equation(s):
// \COUNTER_R7|r7[8]~7_combout  = (\Control_FSM|pc_in~regout  & \MUX|buswires [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|pc_in~regout ),
	.datad(\MUX|buswires [8]),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[8]~7 .lut_mask = 16'hF000;
defparam \COUNTER_R7|r7[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneii_lcell_comb \MUX|Mux24~2 (
// Equation(s):
// \MUX|Mux24~2_combout  = (\MUX|Mux45~6_combout  & (((\MUX|Mux45~16_combout )))) # (!\MUX|Mux45~6_combout  & ((\MUX|Mux45~16_combout  & (\MEM_DADOS|altsyncram_component|auto_generated|q_a [8])) # (!\MUX|Mux45~16_combout  & ((\COUNTER_R7|r7[8]~7_combout 
// )))))

	.dataa(\MUX|Mux45~6_combout ),
	.datab(\MEM_DADOS|altsyncram_component|auto_generated|q_a [8]),
	.datac(\COUNTER_R7|r7[8]~7_combout ),
	.datad(\MUX|Mux45~16_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~2 .lut_mask = 16'hEE50;
defparam \MUX|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneii_lcell_comb \MUX|Mux24~3 (
// Equation(s):
// \MUX|Mux24~3_combout  = (\MUX|Mux45~6_combout  & ((\MUX|Mux24~2_combout  & ((\R5|data_r [8]))) # (!\MUX|Mux24~2_combout  & (\G|g_reg [8])))) # (!\MUX|Mux45~6_combout  & (((\MUX|Mux24~2_combout ))))

	.dataa(\MUX|Mux45~6_combout ),
	.datab(\G|g_reg [8]),
	.datac(\R5|data_r [8]),
	.datad(\MUX|Mux24~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~3 .lut_mask = 16'hF588;
defparam \MUX|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N17
cycloneii_lcell_ff \R4|data_r[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [8]));

// Location: LCFF_X48_Y32_N31
cycloneii_lcell_ff \R2|data_r[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [8]));

// Location: LCCOMB_X48_Y32_N14
cycloneii_lcell_comb \MUX|Mux24~4 (
// Equation(s):
// \MUX|Mux24~4_combout  = (\MUX|Mux45~9_combout  & (((\R2|data_r [8]) # (\MUX|Mux45~8_combout )))) # (!\MUX|Mux45~9_combout  & (\R3|data_r [8] & ((!\MUX|Mux45~8_combout ))))

	.dataa(\R3|data_r [8]),
	.datab(\R2|data_r [8]),
	.datac(\MUX|Mux45~9_combout ),
	.datad(\MUX|Mux45~8_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~4 .lut_mask = 16'hF0CA;
defparam \MUX|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneii_lcell_comb \MUX|Mux24~5 (
// Equation(s):
// \MUX|Mux24~5_combout  = (\MUX|Mux45~7_combout  & ((\MUX|Mux24~4_combout  & ((\R4|data_r [8]))) # (!\MUX|Mux24~4_combout  & (\MUX|Mux24~3_combout )))) # (!\MUX|Mux45~7_combout  & (((\MUX|Mux24~4_combout ))))

	.dataa(\MUX|Mux45~7_combout ),
	.datab(\MUX|Mux24~3_combout ),
	.datac(\R4|data_r [8]),
	.datad(\MUX|Mux24~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~5 .lut_mask = 16'hF588;
defparam \MUX|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y33_N23
cycloneii_lcell_ff \R1|data_r[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [8]));

// Location: LCFF_X51_Y33_N25
cycloneii_lcell_ff \R0|data_r[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [8]));

// Location: LCCOMB_X51_Y33_N10
cycloneii_lcell_comb \MUX|Mux24~1 (
// Equation(s):
// \MUX|Mux24~1_combout  = (\MUX|Mux24~0_combout  & ((\R1|data_r [8]) # ((\R0|data_r [8] & \MUX|Mux3~4_combout )))) # (!\MUX|Mux24~0_combout  & (((\R0|data_r [8] & \MUX|Mux3~4_combout ))))

	.dataa(\MUX|Mux24~0_combout ),
	.datab(\R1|data_r [8]),
	.datac(\R0|data_r [8]),
	.datad(\MUX|Mux3~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~1 .lut_mask = 16'hF888;
defparam \MUX|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneii_lcell_comb \MUX|Mux24~6 (
// Equation(s):
// \MUX|Mux24~6_combout  = (\MUX|Mux24~1_combout ) # ((\MUX|Mux3~22_combout  & \MUX|Mux24~5_combout ))

	.dataa(vcc),
	.datab(\MUX|Mux3~22_combout ),
	.datac(\MUX|Mux24~5_combout ),
	.datad(\MUX|Mux24~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux24~6 .lut_mask = 16'hFFC0;
defparam \MUX|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N10
cycloneii_lcell_comb \MUX|buswires[8] (
// Equation(s):
// \MUX|buswires [8] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|Mux24~6_combout ))) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|buswires [8]))

	.dataa(\MUX|buswires [8]),
	.datab(vcc),
	.datac(\MUX|Mux24~6_combout ),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [8]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[8] .lut_mask = 16'hF0AA;
defparam \MUX|buswires[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N21
cycloneii_lcell_ff \A|reg_a[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [8]));

// Location: LCFF_X51_Y32_N21
cycloneii_lcell_ff \A|reg_a[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [10]));

// Location: LCCOMB_X50_Y31_N30
cycloneii_lcell_comb \ALU|ShiftRight0~5 (
// Equation(s):
// \ALU|ShiftRight0~5_combout  = (\MUX|buswires [1] & ((\A|reg_a [10]))) # (!\MUX|buswires [1] & (\A|reg_a [8]))

	.dataa(\MUX|buswires [1]),
	.datab(\A|reg_a [8]),
	.datac(vcc),
	.datad(\A|reg_a [10]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~5 .lut_mask = 16'hEE44;
defparam \ALU|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneii_lcell_comb \ALU|ShiftRight0~32 (
// Equation(s):
// \ALU|ShiftRight0~32_combout  = (\MUX|buswires [0] & ((\ALU|ShiftRight0~5_combout ))) # (!\MUX|buswires [0] & (\ALU|ShiftRight0~26_combout ))

	.dataa(\ALU|ShiftRight0~26_combout ),
	.datab(\MUX|buswires [0]),
	.datac(vcc),
	.datad(\ALU|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~32 .lut_mask = 16'hEE22;
defparam \ALU|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneii_lcell_comb \ALU|Mux5~3 (
// Equation(s):
// \ALU|Mux5~3_combout  = ((\MUX|buswires [3] & !\ALU|ShiftLeft0~4_combout )) # (!\Control_FSM|ula [2])

	.dataa(vcc),
	.datab(\MUX|buswires [3]),
	.datac(\ALU|ShiftLeft0~4_combout ),
	.datad(\Control_FSM|ula [2]),
	.cin(gnd),
	.combout(\ALU|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~3 .lut_mask = 16'h0CFF;
defparam \ALU|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneii_lcell_comb \ALU|Mux5~4 (
// Equation(s):
// \ALU|Mux5~4_combout  = (\Control_FSM|ula [2] & ((\MUX|buswires [2]) # ((\MUX|buswires [3]) # (\ALU|ShiftLeft0~4_combout ))))

	.dataa(\MUX|buswires [2]),
	.datab(\MUX|buswires [3]),
	.datac(\ALU|ShiftLeft0~4_combout ),
	.datad(\Control_FSM|ula [2]),
	.cin(gnd),
	.combout(\ALU|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~4 .lut_mask = 16'hFE00;
defparam \ALU|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneii_lcell_comb \ALU|Mux7~4 (
// Equation(s):
// \ALU|Mux7~4_combout  = (\ALU|Mux5~3_combout  & ((\ALU|Mux5~4_combout  & (\ALU|ShiftRight0~34_combout )) # (!\ALU|Mux5~4_combout  & ((\ALU|Add0~24_combout ))))) # (!\ALU|Mux5~3_combout  & (((!\ALU|Mux5~4_combout ))))

	.dataa(\ALU|ShiftRight0~34_combout ),
	.datab(\ALU|Add0~24_combout ),
	.datac(\ALU|Mux5~3_combout ),
	.datad(\ALU|Mux5~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux7~4 .lut_mask = 16'hA0CF;
defparam \ALU|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneii_lcell_comb \ALU|Mux7~5 (
// Equation(s):
// \ALU|Mux7~5_combout  = (\ALU|Mux5~2_combout  & (((\ALU|Mux7~4_combout )))) # (!\ALU|Mux5~2_combout  & ((\ALU|Mux7~4_combout  & ((\ALU|ShiftRight0~32_combout ))) # (!\ALU|Mux7~4_combout  & (\ALU|ShiftRight0~30_combout ))))

	.dataa(\ALU|ShiftRight0~30_combout ),
	.datab(\ALU|ShiftRight0~32_combout ),
	.datac(\ALU|Mux5~2_combout ),
	.datad(\ALU|Mux7~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux7~5 .lut_mask = 16'hFC0A;
defparam \ALU|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N30
cycloneii_lcell_comb \ALU|Mux7~6 (
// Equation(s):
// \ALU|Mux7~6_combout  = (\ALU|Mux7~3_combout ) # ((\ALU|Mux7~5_combout  & ((\Control_FSM|ula [2]) # (!\Control_FSM|ula [1]))))

	.dataa(\Control_FSM|ula [2]),
	.datab(\ALU|Mux7~3_combout ),
	.datac(\Control_FSM|ula [1]),
	.datad(\ALU|Mux7~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux7~6 .lut_mask = 16'hEFCC;
defparam \ALU|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N20
cycloneii_lcell_comb \ALU|reg_alu[7] (
// Equation(s):
// \ALU|reg_alu [7] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux7~6_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [7]))

	.dataa(\ALU|reg_alu [7]),
	.datab(vcc),
	.datac(\ALU|Mux16~0clkctrl_outclk ),
	.datad(\ALU|Mux7~6_combout ),
	.cin(gnd),
	.combout(\ALU|reg_alu [7]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[7] .lut_mask = 16'hFA0A;
defparam \ALU|reg_alu[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N15
cycloneii_lcell_ff \G|g_reg[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|reg_alu [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [7]));

// Location: LCCOMB_X53_Y30_N30
cycloneii_lcell_comb \MUX|Mux3~20 (
// Equation(s):
// \MUX|Mux3~20_combout  = (\Control_FSM|select [2]) # ((\Control_FSM|select [3] & ((\Control_FSM|select [1]) # (\Control_FSM|select [0]))))

	.dataa(\Control_FSM|select [1]),
	.datab(\Control_FSM|select [0]),
	.datac(\Control_FSM|select [2]),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~20 .lut_mask = 16'hFEF0;
defparam \MUX|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N22
cycloneii_lcell_comb \Control_FSM|ir_in~0 (
// Equation(s):
// \Control_FSM|ir_in~0_combout  = (\Control_FSM|g_in~0_combout  & ((\Control_FSM|Tstate.T2~regout ) # ((!\Control_FSM|done~regout  & \Control_FSM|ir_in~regout )))) # (!\Control_FSM|g_in~0_combout  & (!\Control_FSM|done~regout  & (\Control_FSM|ir_in~regout 
// )))

	.dataa(\Control_FSM|g_in~0_combout ),
	.datab(\Control_FSM|done~regout ),
	.datac(\Control_FSM|ir_in~regout ),
	.datad(\Control_FSM|Tstate.T2~regout ),
	.cin(gnd),
	.combout(\Control_FSM|ir_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|ir_in~0 .lut_mask = 16'hBA30;
defparam \Control_FSM|ir_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N23
cycloneii_lcell_ff \Control_FSM|ir_in (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|ir_in~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|ir_in~regout ));

// Location: LCFF_X53_Y30_N9
cycloneii_lcell_ff \IR|reg_ir[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [7]));

// Location: LCCOMB_X53_Y30_N0
cycloneii_lcell_comb \MUX|Mux3~21 (
// Equation(s):
// \MUX|Mux3~21_combout  = (!\Control_FSM|select [2] & (!\Control_FSM|select [1] & \Control_FSM|select [3]))

	.dataa(\Control_FSM|select [2]),
	.datab(\Control_FSM|select [1]),
	.datac(vcc),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux3~21_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~21 .lut_mask = 16'h1100;
defparam \MUX|Mux3~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneii_lcell_comb \MUX|Mux21~0 (
// Equation(s):
// \MUX|Mux21~0_combout  = (\MUX|Mux3~20_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [7]) # ((\MUX|Mux3~21_combout )))) # (!\MUX|Mux3~20_combout  & (((\IR|reg_ir [7] & !\MUX|Mux3~21_combout ))))

	.dataa(\MEM_DADOS|altsyncram_component|auto_generated|q_a [7]),
	.datab(\MUX|Mux3~20_combout ),
	.datac(\IR|reg_ir [7]),
	.datad(\MUX|Mux3~21_combout ),
	.cin(gnd),
	.combout(\MUX|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux21~0 .lut_mask = 16'hCCB8;
defparam \MUX|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N6
cycloneii_lcell_comb \COUNTER_R7|r7[7]~6 (
// Equation(s):
// \COUNTER_R7|r7[7]~6_combout  = (\Control_FSM|pc_in~regout  & \MUX|buswires [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|pc_in~regout ),
	.datad(\MUX|buswires [7]),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[7]~6 .lut_mask = 16'hF000;
defparam \COUNTER_R7|r7[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N0
cycloneii_lcell_comb \MUX|Mux21~1 (
// Equation(s):
// \MUX|Mux21~1_combout  = (\MUX|Mux3~21_combout  & ((\MUX|Mux21~0_combout  & (\G|g_reg [7])) # (!\MUX|Mux21~0_combout  & ((\COUNTER_R7|r7[7]~6_combout ))))) # (!\MUX|Mux3~21_combout  & (((\MUX|Mux21~0_combout ))))

	.dataa(\MUX|Mux3~21_combout ),
	.datab(\G|g_reg [7]),
	.datac(\MUX|Mux21~0_combout ),
	.datad(\COUNTER_R7|r7[7]~6_combout ),
	.cin(gnd),
	.combout(\MUX|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux21~1 .lut_mask = 16'hDAD0;
defparam \MUX|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N9
cycloneii_lcell_ff \R4|data_r[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [7]));

// Location: LCCOMB_X53_Y32_N8
cycloneii_lcell_comb \MUX|Mux21~2 (
// Equation(s):
// \MUX|Mux21~2_combout  = (\MUX|Mux3~19_combout  & (((\MUX|Mux3~16_combout )))) # (!\MUX|Mux3~19_combout  & ((\MUX|Mux3~16_combout  & ((\R4|data_r [7]))) # (!\MUX|Mux3~16_combout  & (\MUX|Mux21~1_combout ))))

	.dataa(\MUX|Mux3~19_combout ),
	.datab(\MUX|Mux21~1_combout ),
	.datac(\R4|data_r [7]),
	.datad(\MUX|Mux3~16_combout ),
	.cin(gnd),
	.combout(\MUX|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux21~2 .lut_mask = 16'hFA44;
defparam \MUX|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y31_N23
cycloneii_lcell_ff \R5|data_r[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [7]));

// Location: LCFF_X53_Y31_N9
cycloneii_lcell_ff \R3|data_r[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [7]));

// Location: LCCOMB_X54_Y31_N22
cycloneii_lcell_comb \MUX|Mux21~3 (
// Equation(s):
// \MUX|Mux21~3_combout  = (\MUX|Mux3~19_combout  & ((\MUX|Mux21~2_combout  & ((\R3|data_r [7]))) # (!\MUX|Mux21~2_combout  & (\R5|data_r [7])))) # (!\MUX|Mux3~19_combout  & (\MUX|Mux21~2_combout ))

	.dataa(\MUX|Mux3~19_combout ),
	.datab(\MUX|Mux21~2_combout ),
	.datac(\R5|data_r [7]),
	.datad(\R3|data_r [7]),
	.cin(gnd),
	.combout(\MUX|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux21~3 .lut_mask = 16'hEC64;
defparam \MUX|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N26
cycloneii_lcell_comb \MUX|Mux21~5 (
// Equation(s):
// \MUX|Mux21~5_combout  = (\MUX|Mux3~22_combout  & ((\MUX|Mux21~4_combout  & (\R2|data_r [7])) # (!\MUX|Mux21~4_combout  & ((\MUX|Mux21~3_combout ))))) # (!\MUX|Mux3~22_combout  & (((\MUX|Mux21~4_combout ))))

	.dataa(\R2|data_r [7]),
	.datab(\MUX|Mux3~22_combout ),
	.datac(\MUX|Mux21~4_combout ),
	.datad(\MUX|Mux21~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux21~5 .lut_mask = 16'hBCB0;
defparam \MUX|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
cycloneii_lcell_comb \MUX|buswires[7] (
// Equation(s):
// \MUX|buswires [7] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|Mux21~5_combout ))) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|buswires [7]))

	.dataa(\MUX|buswires [7]),
	.datab(\MUX|Mux21~5_combout ),
	.datac(vcc),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [7]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[7] .lut_mask = 16'hCCAA;
defparam \MUX|buswires[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N30
cycloneii_lcell_comb \ADDR|reg_addr[7] (
// Equation(s):
// \ADDR|reg_addr [7] = (GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & ((\MUX|buswires [7]))) # (!GLOBAL(\Control_FSM|addr_in~clkctrl_outclk ) & (\ADDR|reg_addr [7]))

	.dataa(vcc),
	.datab(\ADDR|reg_addr [7]),
	.datac(\Control_FSM|addr_in~clkctrl_outclk ),
	.datad(\MUX|buswires [7]),
	.cin(gnd),
	.combout(\ADDR|reg_addr [7]),
	.cout());
// synopsys translate_off
defparam \ADDR|reg_addr[7] .lut_mask = 16'hFC0C;
defparam \ADDR|reg_addr[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneii_lcell_comb \MUX|Mux18~0 (
// Equation(s):
// \MUX|Mux18~0_combout  = (!\Control_FSM|select [1] & ((\Control_FSM|select [0]) # ((\Control_FSM|pc_in~regout  & \MUX|buswires [6]))))

	.dataa(\Control_FSM|pc_in~regout ),
	.datab(\Control_FSM|select [0]),
	.datac(\MUX|buswires [6]),
	.datad(\Control_FSM|select [1]),
	.cin(gnd),
	.combout(\MUX|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux18~0 .lut_mask = 16'h00EC;
defparam \MUX|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N25
cycloneii_lcell_ff \IR|reg_ir[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [6]));

// Location: LCCOMB_X53_Y30_N24
cycloneii_lcell_comb \MUX|Mux18~1 (
// Equation(s):
// \MUX|Mux18~1_combout  = (!\Control_FSM|select [2] & ((\Control_FSM|select [3] & (\MUX|Mux18~0_combout )) # (!\Control_FSM|select [3] & ((\IR|reg_ir [6])))))

	.dataa(\Control_FSM|select [2]),
	.datab(\MUX|Mux18~0_combout ),
	.datac(\IR|reg_ir [6]),
	.datad(\Control_FSM|select [3]),
	.cin(gnd),
	.combout(\MUX|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux18~1 .lut_mask = 16'h4450;
defparam \MUX|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N0
cycloneii_lcell_comb \MUX|Mux18~2 (
// Equation(s):
// \MUX|Mux18~2_combout  = (\MUX|Mux18~1_combout  & ((\G|g_reg [6]) # ((!\MUX|Mux3~20_combout )))) # (!\MUX|Mux18~1_combout  & (((\MEM_DADOS|altsyncram_component|auto_generated|q_a [6] & \MUX|Mux3~20_combout ))))

	.dataa(\G|g_reg [6]),
	.datab(\MEM_DADOS|altsyncram_component|auto_generated|q_a [6]),
	.datac(\MUX|Mux18~1_combout ),
	.datad(\MUX|Mux3~20_combout ),
	.cin(gnd),
	.combout(\MUX|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux18~2 .lut_mask = 16'hACF0;
defparam \MUX|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N16
cycloneii_lcell_comb \MUX|Mux18~3 (
// Equation(s):
// \MUX|Mux18~3_combout  = (\MUX|Mux3~19_combout  & ((\MUX|Mux3~16_combout ) # ((\R5|data_r [6])))) # (!\MUX|Mux3~19_combout  & (!\MUX|Mux3~16_combout  & ((\MUX|Mux18~2_combout ))))

	.dataa(\MUX|Mux3~19_combout ),
	.datab(\MUX|Mux3~16_combout ),
	.datac(\R5|data_r [6]),
	.datad(\MUX|Mux18~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux18~3 .lut_mask = 16'hB9A8;
defparam \MUX|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y31_N8
cycloneii_lcell_comb \MUX|Mux18~4 (
// Equation(s):
// \MUX|Mux18~4_combout  = (\MUX|Mux3~16_combout  & ((\MUX|Mux18~3_combout  & (\R3|data_r [6])) # (!\MUX|Mux18~3_combout  & ((\R4|data_r [6]))))) # (!\MUX|Mux3~16_combout  & (((\MUX|Mux18~3_combout ))))

	.dataa(\MUX|Mux3~16_combout ),
	.datab(\R3|data_r [6]),
	.datac(\R4|data_r [6]),
	.datad(\MUX|Mux18~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux18~4 .lut_mask = 16'hDDA0;
defparam \MUX|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
cycloneii_lcell_comb \MUX|Mux18~5 (
// Equation(s):
// \MUX|Mux18~5_combout  = (\MUX|Mux3~12_combout  & (\MUX|Mux3~22_combout )) # (!\MUX|Mux3~12_combout  & ((\MUX|Mux3~22_combout  & ((\MUX|Mux18~4_combout ))) # (!\MUX|Mux3~22_combout  & (\R1|data_r [6]))))

	.dataa(\MUX|Mux3~12_combout ),
	.datab(\MUX|Mux3~22_combout ),
	.datac(\R1|data_r [6]),
	.datad(\MUX|Mux18~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux18~5 .lut_mask = 16'hDC98;
defparam \MUX|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
cycloneii_lcell_comb \MUX|Mux18~6 (
// Equation(s):
// \MUX|Mux18~6_combout  = (\MUX|Mux3~12_combout  & ((\MUX|Mux18~5_combout  & (\R2|data_r [6])) # (!\MUX|Mux18~5_combout  & ((\R0|data_r [6]))))) # (!\MUX|Mux3~12_combout  & (((\MUX|Mux18~5_combout ))))

	.dataa(\MUX|Mux3~12_combout ),
	.datab(\R2|data_r [6]),
	.datac(\R0|data_r [6]),
	.datad(\MUX|Mux18~5_combout ),
	.cin(gnd),
	.combout(\MUX|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux18~6 .lut_mask = 16'hDDA0;
defparam \MUX|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneii_lcell_comb \MUX|buswires[6] (
// Equation(s):
// \MUX|buswires [6] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|Mux18~6_combout ))) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|buswires [6]))

	.dataa(\MUX|buswires [6]),
	.datab(\MUX|Mux18~6_combout ),
	.datac(vcc),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [6]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[6] .lut_mask = 16'hCCAA;
defparam \MUX|buswires[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N26
cycloneii_lcell_comb \ALU|ShiftLeft0~1 (
// Equation(s):
// \ALU|ShiftLeft0~1_combout  = (\MUX|buswires [7]) # ((\MUX|buswires [5]) # ((\MUX|buswires [6]) # (\MUX|buswires [4])))

	.dataa(\MUX|buswires [7]),
	.datab(\MUX|buswires [5]),
	.datac(\MUX|buswires [6]),
	.datad(\MUX|buswires [4]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~1 .lut_mask = 16'hFFFE;
defparam \ALU|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N14
cycloneii_lcell_comb \ALU|ShiftLeft0~3 (
// Equation(s):
// \ALU|ShiftLeft0~3_combout  = (\MUX|buswires [14]) # ((\MUX|buswires [12]) # ((\MUX|buswires [15]) # (\MUX|buswires [13])))

	.dataa(\MUX|buswires [14]),
	.datab(\MUX|buswires [12]),
	.datac(\MUX|buswires [15]),
	.datad(\MUX|buswires [13]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~3 .lut_mask = 16'hFFFE;
defparam \ALU|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
cycloneii_lcell_comb \ALU|ShiftLeft0~2 (
// Equation(s):
// \ALU|ShiftLeft0~2_combout  = (\MUX|buswires [11]) # ((\MUX|buswires [8]) # ((\MUX|buswires [9]) # (\MUX|buswires [10])))

	.dataa(\MUX|buswires [11]),
	.datab(\MUX|buswires [8]),
	.datac(\MUX|buswires [9]),
	.datad(\MUX|buswires [10]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~2 .lut_mask = 16'hFFFE;
defparam \ALU|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
cycloneii_lcell_comb \ALU|ShiftLeft0~4 (
// Equation(s):
// \ALU|ShiftLeft0~4_combout  = (\ALU|ShiftLeft0~1_combout ) # ((\ALU|ShiftLeft0~3_combout ) # (\ALU|ShiftLeft0~2_combout ))

	.dataa(vcc),
	.datab(\ALU|ShiftLeft0~1_combout ),
	.datac(\ALU|ShiftLeft0~3_combout ),
	.datad(\ALU|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~4 .lut_mask = 16'hFFFC;
defparam \ALU|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N10
cycloneii_lcell_comb \ALU|Mux5~2 (
// Equation(s):
// \ALU|Mux5~2_combout  = (\MUX|buswires [3]) # ((\ALU|ShiftLeft0~4_combout ) # (!\Control_FSM|ula [2]))

	.dataa(vcc),
	.datab(\MUX|buswires [3]),
	.datac(\Control_FSM|ula [2]),
	.datad(\ALU|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~2 .lut_mask = 16'hFFCF;
defparam \ALU|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N14
cycloneii_lcell_comb \ALU|ShiftRight0~28 (
// Equation(s):
// \ALU|ShiftRight0~28_combout  = (\A|reg_a [15] & (!\MUX|buswires [0] & (!\MUX|buswires [1] & \MUX|buswires [2])))

	.dataa(\A|reg_a [15]),
	.datab(\MUX|buswires [0]),
	.datac(\MUX|buswires [1]),
	.datad(\MUX|buswires [2]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~28 .lut_mask = 16'h0200;
defparam \ALU|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N26
cycloneii_lcell_comb \ALU|ShiftRight0~29 (
// Equation(s):
// \ALU|ShiftRight0~29_combout  = (\MUX|buswires [0] & ((\MUX|buswires [1] & (\A|reg_a [14])) # (!\MUX|buswires [1] & ((\A|reg_a [12])))))

	.dataa(\A|reg_a [14]),
	.datab(\A|reg_a [12]),
	.datac(\MUX|buswires [1]),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~29 .lut_mask = 16'hAC00;
defparam \ALU|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N6
cycloneii_lcell_comb \ALU|ShiftRight0~21 (
// Equation(s):
// \ALU|ShiftRight0~21_combout  = (\MUX|buswires [1] & (\A|reg_a [13])) # (!\MUX|buswires [1] & ((\A|reg_a [11])))

	.dataa(\A|reg_a [13]),
	.datab(\A|reg_a [11]),
	.datac(vcc),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~21 .lut_mask = 16'hAACC;
defparam \ALU|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
cycloneii_lcell_comb \ALU|ShiftRight0~30 (
// Equation(s):
// \ALU|ShiftRight0~30_combout  = (\ALU|ShiftRight0~29_combout ) # ((!\MUX|buswires [0] & \ALU|ShiftRight0~21_combout ))

	.dataa(\MUX|buswires [0]),
	.datab(\ALU|ShiftRight0~29_combout ),
	.datac(vcc),
	.datad(\ALU|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~30 .lut_mask = 16'hDDCC;
defparam \ALU|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N20
cycloneii_lcell_comb \ALU|ShiftRight0~31 (
// Equation(s):
// \ALU|ShiftRight0~31_combout  = (\ALU|ShiftRight0~28_combout ) # ((!\MUX|buswires [2] & \ALU|ShiftRight0~30_combout ))

	.dataa(vcc),
	.datab(\MUX|buswires [2]),
	.datac(\ALU|ShiftRight0~28_combout ),
	.datad(\ALU|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~31 .lut_mask = 16'hF3F0;
defparam \ALU|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneii_lcell_comb \ALU|ShiftLeft0~10 (
// Equation(s):
// \ALU|ShiftLeft0~10_combout  = (!\MUX|buswires [2] & ((\ALU|ShiftLeft0~8_combout ) # (\ALU|ShiftLeft0~9_combout )))

	.dataa(vcc),
	.datab(\MUX|buswires [2]),
	.datac(\ALU|ShiftLeft0~8_combout ),
	.datad(\ALU|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~10 .lut_mask = 16'h3330;
defparam \ALU|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N14
cycloneii_lcell_comb \ALU|reg_alu~5 (
// Equation(s):
// \ALU|reg_alu~5_combout  = (\MUX|buswires [11] & \A|reg_a [11])

	.dataa(\MUX|buswires [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(\A|reg_a [11]),
	.cin(gnd),
	.combout(\ALU|reg_alu~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu~5 .lut_mask = 16'hAA00;
defparam \ALU|reg_alu~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneii_lcell_comb \ALU|Mux11~3 (
// Equation(s):
// \ALU|Mux11~3_combout  = (\ALU|Mux11~1_combout  & ((\ALU|Mux11~2_combout  & (\ALU|ShiftLeft0~10_combout )) # (!\ALU|Mux11~2_combout  & ((\ALU|reg_alu~5_combout ))))) # (!\ALU|Mux11~1_combout  & (!\ALU|Mux11~2_combout ))

	.dataa(\ALU|Mux11~1_combout ),
	.datab(\ALU|Mux11~2_combout ),
	.datac(\ALU|ShiftLeft0~10_combout ),
	.datad(\ALU|reg_alu~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~3 .lut_mask = 16'hB391;
defparam \ALU|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N2
cycloneii_lcell_comb \ALU|ShiftLeft0~35 (
// Equation(s):
// \ALU|ShiftLeft0~35_combout  = (\MUX|buswires [0] & (\A|reg_a [10])) # (!\MUX|buswires [0] & ((\A|reg_a [11])))

	.dataa(\A|reg_a [10]),
	.datab(vcc),
	.datac(\A|reg_a [11]),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~35 .lut_mask = 16'hAAF0;
defparam \ALU|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N8
cycloneii_lcell_comb \ALU|ShiftLeft0~34 (
// Equation(s):
// \ALU|ShiftLeft0~34_combout  = (\MUX|buswires [1] & ((\MUX|buswires [0] & ((\A|reg_a [8]))) # (!\MUX|buswires [0] & (\A|reg_a [9]))))

	.dataa(\MUX|buswires [1]),
	.datab(\A|reg_a [9]),
	.datac(\MUX|buswires [0]),
	.datad(\A|reg_a [8]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~34 .lut_mask = 16'hA808;
defparam \ALU|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N28
cycloneii_lcell_comb \ALU|ShiftLeft0~36 (
// Equation(s):
// \ALU|ShiftLeft0~36_combout  = (\ALU|ShiftLeft0~34_combout ) # ((!\MUX|buswires [1] & \ALU|ShiftLeft0~35_combout ))

	.dataa(\MUX|buswires [1]),
	.datab(vcc),
	.datac(\ALU|ShiftLeft0~35_combout ),
	.datad(\ALU|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~36 .lut_mask = 16'hFF50;
defparam \ALU|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneii_lcell_comb \ALU|Mux11~4 (
// Equation(s):
// \ALU|Mux11~4_combout  = (\ALU|Mux11~0_combout  & (((\ALU|Mux11~3_combout )))) # (!\ALU|Mux11~0_combout  & ((\ALU|Mux11~3_combout  & ((\ALU|ShiftLeft0~36_combout ))) # (!\ALU|Mux11~3_combout  & (\ALU|ShiftLeft0~25_combout ))))

	.dataa(\ALU|Mux11~0_combout ),
	.datab(\ALU|ShiftLeft0~25_combout ),
	.datac(\ALU|Mux11~3_combout ),
	.datad(\ALU|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~4 .lut_mask = 16'hF4A4;
defparam \ALU|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneii_lcell_comb \ALU|Mux11~5 (
// Equation(s):
// \ALU|Mux11~5_combout  = (!\Control_FSM|ula [2] & ((\Control_FSM|ula [1] & ((\ALU|Mux11~4_combout ))) # (!\Control_FSM|ula [1] & (\ALU|Add0~36_combout ))))

	.dataa(\ALU|Add0~36_combout ),
	.datab(\Control_FSM|ula [2]),
	.datac(\Control_FSM|ula [1]),
	.datad(\ALU|Mux11~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~5 .lut_mask = 16'h3202;
defparam \ALU|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N18
cycloneii_lcell_comb \ALU|Mux11~6 (
// Equation(s):
// \ALU|Mux11~6_combout  = (\ALU|Mux11~5_combout ) # ((!\ALU|Mux5~2_combout  & \ALU|ShiftRight0~31_combout ))

	.dataa(vcc),
	.datab(\ALU|Mux5~2_combout ),
	.datac(\ALU|ShiftRight0~31_combout ),
	.datad(\ALU|Mux11~5_combout ),
	.cin(gnd),
	.combout(\ALU|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux11~6 .lut_mask = 16'hFF30;
defparam \ALU|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneii_lcell_comb \ALU|reg_alu[11] (
// Equation(s):
// \ALU|reg_alu [11] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux11~6_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [11]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [11]),
	.datac(\ALU|Mux16~0clkctrl_outclk ),
	.datad(\ALU|Mux11~6_combout ),
	.cin(gnd),
	.combout(\ALU|reg_alu [11]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[11] .lut_mask = 16'hFC0C;
defparam \ALU|reg_alu[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N5
cycloneii_lcell_ff \G|g_reg[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\ALU|reg_alu [11]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [11]));

// Location: LCCOMB_X48_Y33_N0
cycloneii_lcell_comb \MUX|Mux33~1 (
// Equation(s):
// \MUX|Mux33~1_combout  = (\MUX|Mux45~16_combout  & (((\MUX|Mux45~6_combout )))) # (!\MUX|Mux45~16_combout  & ((\MUX|Mux45~6_combout  & ((\G|g_reg [11]))) # (!\MUX|Mux45~6_combout  & (\COUNTER_R7|r7[11]~10_combout ))))

	.dataa(\MUX|Mux45~16_combout ),
	.datab(\COUNTER_R7|r7[11]~10_combout ),
	.datac(\MUX|Mux45~6_combout ),
	.datad(\G|g_reg [11]),
	.cin(gnd),
	.combout(\MUX|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux33~1 .lut_mask = 16'hF4A4;
defparam \MUX|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N7
cycloneii_lcell_ff \R5|data_r[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [11]));

// Location: LCCOMB_X48_Y33_N6
cycloneii_lcell_comb \MUX|Mux33~2 (
// Equation(s):
// \MUX|Mux33~2_combout  = (\MUX|Mux45~16_combout  & ((\MUX|Mux33~1_combout  & (\R5|data_r [11])) # (!\MUX|Mux33~1_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [11]))))) # (!\MUX|Mux45~16_combout  & (\MUX|Mux33~1_combout ))

	.dataa(\MUX|Mux45~16_combout ),
	.datab(\MUX|Mux33~1_combout ),
	.datac(\R5|data_r [11]),
	.datad(\MEM_DADOS|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\MUX|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux33~2 .lut_mask = 16'hE6C4;
defparam \MUX|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneii_lcell_comb \MUX|Mux33~4 (
// Equation(s):
// \MUX|Mux33~4_combout  = (\MUX|Mux45~7_combout  & ((\MUX|Mux33~3_combout  & (\R4|data_r [11])) # (!\MUX|Mux33~3_combout  & ((\MUX|Mux33~2_combout ))))) # (!\MUX|Mux45~7_combout  & (\MUX|Mux33~3_combout ))

	.dataa(\MUX|Mux45~7_combout ),
	.datab(\MUX|Mux33~3_combout ),
	.datac(\R4|data_r [11]),
	.datad(\MUX|Mux33~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux33~4 .lut_mask = 16'hE6C4;
defparam \MUX|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N16
cycloneii_lcell_comb \MUX|Mux33~5 (
// Equation(s):
// \MUX|Mux33~5_combout  = (\MUX|Mux33~0_combout ) # ((\MUX|Mux33~4_combout  & \MUX|Mux3~22_combout ))

	.dataa(\MUX|Mux33~0_combout ),
	.datab(vcc),
	.datac(\MUX|Mux33~4_combout ),
	.datad(\MUX|Mux3~22_combout ),
	.cin(gnd),
	.combout(\MUX|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux33~5 .lut_mask = 16'hFAAA;
defparam \MUX|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N26
cycloneii_lcell_comb \MUX|buswires[11] (
// Equation(s):
// \MUX|buswires [11] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|Mux33~5_combout ))) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|buswires [11]))

	.dataa(vcc),
	.datab(\MUX|buswires [11]),
	.datac(\MUX|Mux33~5_combout ),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [11]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[11] .lut_mask = 16'hF0CC;
defparam \MUX|buswires[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y32_N25
cycloneii_lcell_ff \A|reg_a[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [11]));

// Location: LCCOMB_X50_Y32_N18
cycloneii_lcell_comb \ALU|ShiftRight0~4 (
// Equation(s):
// \ALU|ShiftRight0~4_combout  = (\MUX|buswires [1] & (\A|reg_a [11])) # (!\MUX|buswires [1] & ((\A|reg_a [9])))

	.dataa(vcc),
	.datab(\A|reg_a [11]),
	.datac(\MUX|buswires [1]),
	.datad(\A|reg_a [9]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~4 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N20
cycloneii_lcell_comb \ALU|ShiftRight0~6 (
// Equation(s):
// \ALU|ShiftRight0~6_combout  = (\MUX|buswires [0] & ((\ALU|ShiftRight0~4_combout ))) # (!\MUX|buswires [0] & (\ALU|ShiftRight0~5_combout ))

	.dataa(\ALU|ShiftRight0~5_combout ),
	.datab(vcc),
	.datac(\MUX|buswires [0]),
	.datad(\ALU|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~6 .lut_mask = 16'hFA0A;
defparam \ALU|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N29
cycloneii_lcell_ff \A|reg_a[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [5]));

// Location: LCCOMB_X53_Y31_N10
cycloneii_lcell_comb \ALU|ShiftRight0~10 (
// Equation(s):
// \ALU|ShiftRight0~10_combout  = (\MUX|buswires [0] & ((\A|reg_a [5]))) # (!\MUX|buswires [0] & (\A|reg_a [4]))

	.dataa(\A|reg_a [4]),
	.datab(\MUX|buswires [0]),
	.datac(vcc),
	.datad(\A|reg_a [5]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~10 .lut_mask = 16'hEE22;
defparam \ALU|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneii_lcell_comb \ALU|ShiftRight0~9 (
// Equation(s):
// \ALU|ShiftRight0~9_combout  = (\MUX|buswires [1] & ((\MUX|buswires [0] & (\A|reg_a [7])) # (!\MUX|buswires [0] & ((\A|reg_a [6])))))

	.dataa(\MUX|buswires [1]),
	.datab(\MUX|buswires [0]),
	.datac(\A|reg_a [7]),
	.datad(\A|reg_a [6]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~9 .lut_mask = 16'hA280;
defparam \ALU|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N4
cycloneii_lcell_comb \ALU|ShiftRight0~11 (
// Equation(s):
// \ALU|ShiftRight0~11_combout  = (\ALU|ShiftRight0~9_combout ) # ((!\MUX|buswires [1] & \ALU|ShiftRight0~10_combout ))

	.dataa(\MUX|buswires [1]),
	.datab(vcc),
	.datac(\ALU|ShiftRight0~10_combout ),
	.datad(\ALU|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~11 .lut_mask = 16'hFF50;
defparam \ALU|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneii_lcell_comb \ALU|ShiftRight0~33 (
// Equation(s):
// \ALU|ShiftRight0~33_combout  = (!\MUX|buswires [2] & ((\ALU|ShiftRight0~8_combout ) # ((\ALU|ShiftRight0~23_combout  & \MUX|buswires [1]))))

	.dataa(\ALU|ShiftRight0~23_combout ),
	.datab(\MUX|buswires [2]),
	.datac(\ALU|ShiftRight0~8_combout ),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~33 .lut_mask = 16'h3230;
defparam \ALU|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneii_lcell_comb \ALU|Mux4~4 (
// Equation(s):
// \ALU|Mux4~4_combout  = (\ALU|Mux5~3_combout  & ((\ALU|Mux5~4_combout  & ((\ALU|ShiftRight0~33_combout ))) # (!\ALU|Mux5~4_combout  & (\ALU|Add0~15_combout )))) # (!\ALU|Mux5~3_combout  & (!\ALU|Mux5~4_combout ))

	.dataa(\ALU|Mux5~3_combout ),
	.datab(\ALU|Mux5~4_combout ),
	.datac(\ALU|Add0~15_combout ),
	.datad(\ALU|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~4 .lut_mask = 16'hB931;
defparam \ALU|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N14
cycloneii_lcell_comb \ALU|Mux4~5 (
// Equation(s):
// \ALU|Mux4~5_combout  = (\ALU|Mux5~2_combout  & (((\ALU|Mux4~4_combout )))) # (!\ALU|Mux5~2_combout  & ((\ALU|Mux4~4_combout  & ((\ALU|ShiftRight0~11_combout ))) # (!\ALU|Mux4~4_combout  & (\ALU|ShiftRight0~6_combout ))))

	.dataa(\ALU|Mux5~2_combout ),
	.datab(\ALU|ShiftRight0~6_combout ),
	.datac(\ALU|ShiftRight0~11_combout ),
	.datad(\ALU|Mux4~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~5 .lut_mask = 16'hFA44;
defparam \ALU|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneii_lcell_comb \ALU|Mux4~2 (
// Equation(s):
// \ALU|Mux4~2_combout  = (\MUX|buswires [4] & (!\Control_FSM|ula [0] & \A|reg_a [4]))

	.dataa(\MUX|buswires [4]),
	.datab(\Control_FSM|ula [0]),
	.datac(vcc),
	.datad(\A|reg_a [4]),
	.cin(gnd),
	.combout(\ALU|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~2 .lut_mask = 16'h2200;
defparam \ALU|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N12
cycloneii_lcell_comb \ALU|Mux0~0 (
// Equation(s):
// \ALU|Mux0~0_combout  = (\Control_FSM|ula [1] & !\Control_FSM|ula [2])

	.dataa(vcc),
	.datab(\Control_FSM|ula [1]),
	.datac(vcc),
	.datad(\Control_FSM|ula [2]),
	.cin(gnd),
	.combout(\ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~0 .lut_mask = 16'h00CC;
defparam \ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneii_lcell_comb \ALU|Mux4~3 (
// Equation(s):
// \ALU|Mux4~3_combout  = (\ALU|Mux0~0_combout  & ((\ALU|Mux4~2_combout ) # ((\ALU|ShiftLeft0~15_combout  & !\ALU|Mux11~0_combout ))))

	.dataa(\ALU|ShiftLeft0~15_combout ),
	.datab(\ALU|Mux4~2_combout ),
	.datac(\ALU|Mux11~0_combout ),
	.datad(\ALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~3 .lut_mask = 16'hCE00;
defparam \ALU|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N2
cycloneii_lcell_comb \ALU|Mux4~6 (
// Equation(s):
// \ALU|Mux4~6_combout  = (\ALU|Mux4~3_combout ) # ((\ALU|Mux4~5_combout  & ((\Control_FSM|ula [2]) # (!\Control_FSM|ula [1]))))

	.dataa(\Control_FSM|ula [1]),
	.datab(\Control_FSM|ula [2]),
	.datac(\ALU|Mux4~5_combout ),
	.datad(\ALU|Mux4~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux4~6 .lut_mask = 16'hFFD0;
defparam \ALU|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneii_lcell_comb \ALU|reg_alu[4] (
// Equation(s):
// \ALU|reg_alu [4] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux4~6_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [4]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [4]),
	.datac(\ALU|Mux16~0clkctrl_outclk ),
	.datad(\ALU|Mux4~6_combout ),
	.cin(gnd),
	.combout(\ALU|reg_alu [4]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[4] .lut_mask = 16'hFC0C;
defparam \ALU|reg_alu[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N29
cycloneii_lcell_ff \G|g_reg[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|reg_alu [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [4]));

// Location: LCFF_X53_Y30_N13
cycloneii_lcell_ff \IR|reg_ir[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [4]));

// Location: LCCOMB_X53_Y30_N12
cycloneii_lcell_comb \MUX|Mux12~0 (
// Equation(s):
// \MUX|Mux12~0_combout  = (\MUX|Mux3~21_combout  & ((\MUX|Mux3~20_combout ) # ((\COUNTER_R7|r7[4]~4_combout )))) # (!\MUX|Mux3~21_combout  & (!\MUX|Mux3~20_combout  & (\IR|reg_ir [4])))

	.dataa(\MUX|Mux3~21_combout ),
	.datab(\MUX|Mux3~20_combout ),
	.datac(\IR|reg_ir [4]),
	.datad(\COUNTER_R7|r7[4]~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux12~0 .lut_mask = 16'hBA98;
defparam \MUX|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N30
cycloneii_lcell_comb \MUX|Mux12~1 (
// Equation(s):
// \MUX|Mux12~1_combout  = (\MUX|Mux3~20_combout  & ((\MUX|Mux12~0_combout  & (\G|g_reg [4])) # (!\MUX|Mux12~0_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [4]))))) # (!\MUX|Mux3~20_combout  & (((\MUX|Mux12~0_combout ))))

	.dataa(\MUX|Mux3~20_combout ),
	.datab(\G|g_reg [4]),
	.datac(\MEM_DADOS|altsyncram_component|auto_generated|q_a [4]),
	.datad(\MUX|Mux12~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux12~1 .lut_mask = 16'hDDA0;
defparam \MUX|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N0
cycloneii_lcell_comb \MUX|Mux12~2 (
// Equation(s):
// \MUX|Mux12~2_combout  = (\MUX|Mux3~19_combout  & ((\MUX|Mux3~16_combout ) # ((\R5|data_r [4])))) # (!\MUX|Mux3~19_combout  & (!\MUX|Mux3~16_combout  & ((\MUX|Mux12~1_combout ))))

	.dataa(\MUX|Mux3~19_combout ),
	.datab(\MUX|Mux3~16_combout ),
	.datac(\R5|data_r [4]),
	.datad(\MUX|Mux12~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux12~2 .lut_mask = 16'hB9A8;
defparam \MUX|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N28
cycloneii_lcell_comb \MUX|Mux12~3 (
// Equation(s):
// \MUX|Mux12~3_combout  = (\MUX|Mux3~16_combout  & ((\MUX|Mux12~2_combout  & (\R3|data_r [4])) # (!\MUX|Mux12~2_combout  & ((\R4|data_r [4]))))) # (!\MUX|Mux3~16_combout  & (((\MUX|Mux12~2_combout ))))

	.dataa(\R3|data_r [4]),
	.datab(\R4|data_r [4]),
	.datac(\MUX|Mux3~16_combout ),
	.datad(\MUX|Mux12~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux12~3 .lut_mask = 16'hAFC0;
defparam \MUX|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneii_lcell_comb \MUX|Mux12~4 (
// Equation(s):
// \MUX|Mux12~4_combout  = (\MUX|Mux3~12_combout  & (\MUX|Mux3~22_combout )) # (!\MUX|Mux3~12_combout  & ((\MUX|Mux3~22_combout  & ((\MUX|Mux12~3_combout ))) # (!\MUX|Mux3~22_combout  & (\R1|data_r [4]))))

	.dataa(\MUX|Mux3~12_combout ),
	.datab(\MUX|Mux3~22_combout ),
	.datac(\R1|data_r [4]),
	.datad(\MUX|Mux12~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux12~4 .lut_mask = 16'hDC98;
defparam \MUX|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneii_lcell_comb \MUX|Mux12~5 (
// Equation(s):
// \MUX|Mux12~5_combout  = (\MUX|Mux3~12_combout  & ((\MUX|Mux12~4_combout  & (\R2|data_r [4])) # (!\MUX|Mux12~4_combout  & ((\R0|data_r [4]))))) # (!\MUX|Mux3~12_combout  & (((\MUX|Mux12~4_combout ))))

	.dataa(\R2|data_r [4]),
	.datab(\R0|data_r [4]),
	.datac(\MUX|Mux3~12_combout ),
	.datad(\MUX|Mux12~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux12~5 .lut_mask = 16'hAFC0;
defparam \MUX|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N12
cycloneii_lcell_comb \MUX|buswires[4] (
// Equation(s):
// \MUX|buswires [4] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|Mux12~5_combout ))) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|buswires [4]))

	.dataa(\MUX|buswires [4]),
	.datab(\MUX|Mux50~3clkctrl_outclk ),
	.datac(vcc),
	.datad(\MUX|Mux12~5_combout ),
	.cin(gnd),
	.combout(\MUX|buswires [4]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[4] .lut_mask = 16'hEE22;
defparam \MUX|buswires[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneii_lcell_comb \COUNTER_R7|r7[4]~4 (
// Equation(s):
// \COUNTER_R7|r7[4]~4_combout  = (\Control_FSM|pc_in~regout  & ((\MUX|buswires [4]))) # (!\Control_FSM|pc_in~regout  & (\COUNTER_R7|Add0~12_combout ))

	.dataa(vcc),
	.datab(\COUNTER_R7|Add0~12_combout ),
	.datac(\MUX|buswires [4]),
	.datad(\Control_FSM|pc_in~regout ),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[4]~4 .lut_mask = 16'hF0CC;
defparam \COUNTER_R7|r7[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N6
cycloneii_lcell_comb \Control_FSM|mvt~1 (
// Equation(s):
// \Control_FSM|mvt~1_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (\Control_FSM|Tstate.T3~regout  & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datac(\Control_FSM|Tstate.T3~regout ),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control_FSM|mvt~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|mvt~1 .lut_mask = 16'h0010;
defparam \Control_FSM|mvt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N26
cycloneii_lcell_comb \Control_FSM|mvt~0 (
// Equation(s):
// \Control_FSM|mvt~0_combout  = (\Control_FSM|mvt~regout  & !\Control_FSM|done~regout )

	.dataa(vcc),
	.datab(\Control_FSM|mvt~regout ),
	.datac(\Control_FSM|done~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control_FSM|mvt~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|mvt~0 .lut_mask = 16'h0C0C;
defparam \Control_FSM|mvt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
cycloneii_lcell_comb \Control_FSM|mvt~2 (
// Equation(s):
// \Control_FSM|mvt~2_combout  = (\Control_FSM|mvt~0_combout ) # ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12] & (\Control_FSM|mvt~1_combout  & \Control_FSM|g_in~0_combout )))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datab(\Control_FSM|mvt~1_combout ),
	.datac(\Control_FSM|g_in~0_combout ),
	.datad(\Control_FSM|mvt~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|mvt~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|mvt~2 .lut_mask = 16'hFF80;
defparam \Control_FSM|mvt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N5
cycloneii_lcell_ff \Control_FSM|mvt (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|mvt~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|mvt~regout ));

// Location: LCCOMB_X54_Y31_N20
cycloneii_lcell_comb \R0|data_r~2 (
// Equation(s):
// \R0|data_r~2_combout  = (\MUX|buswires [2] & !\Control_FSM|mvt~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [2]),
	.datad(\Control_FSM|mvt~regout ),
	.cin(gnd),
	.combout(\R0|data_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~2 .lut_mask = 16'h00F0;
defparam \R0|data_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y31_N21
cycloneii_lcell_ff \R2|data_r[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [2]));

// Location: LCFF_X54_Y29_N25
cycloneii_lcell_ff \R0|data_r[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [2]));

// Location: LCCOMB_X54_Y32_N8
cycloneii_lcell_comb \R1|data_r[2]~feeder (
// Equation(s):
// \R1|data_r[2]~feeder_combout  = \R0|data_r~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~2_combout ),
	.cin(gnd),
	.combout(\R1|data_r[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R1|data_r[2]~feeder .lut_mask = 16'hFF00;
defparam \R1|data_r[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y32_N9
cycloneii_lcell_ff \R1|data_r[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R1|data_r[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [2]));

// Location: LCFF_X54_Y31_N3
cycloneii_lcell_ff \R5|data_r[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [2]));

// Location: LCCOMB_X53_Y31_N16
cycloneii_lcell_comb \MUX|Mux6~0 (
// Equation(s):
// \MUX|Mux6~0_combout  = (\MUX|Mux3~21_combout  & (((\COUNTER_R7|r7[2]~2_combout ) # (\MUX|Mux3~20_combout )))) # (!\MUX|Mux3~21_combout  & (\IR|reg_ir [2] & ((!\MUX|Mux3~20_combout ))))

	.dataa(\IR|reg_ir [2]),
	.datab(\MUX|Mux3~21_combout ),
	.datac(\COUNTER_R7|r7[2]~2_combout ),
	.datad(\MUX|Mux3~20_combout ),
	.cin(gnd),
	.combout(\MUX|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux6~0 .lut_mask = 16'hCCE2;
defparam \MUX|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N14
cycloneii_lcell_comb \MUX|Mux6~1 (
// Equation(s):
// \MUX|Mux6~1_combout  = (\MUX|Mux6~0_combout  & ((\G|g_reg [2]) # ((!\MUX|Mux3~20_combout )))) # (!\MUX|Mux6~0_combout  & (((\MEM_DADOS|altsyncram_component|auto_generated|q_a [2] & \MUX|Mux3~20_combout ))))

	.dataa(\G|g_reg [2]),
	.datab(\MEM_DADOS|altsyncram_component|auto_generated|q_a [2]),
	.datac(\MUX|Mux6~0_combout ),
	.datad(\MUX|Mux3~20_combout ),
	.cin(gnd),
	.combout(\MUX|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux6~1 .lut_mask = 16'hACF0;
defparam \MUX|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneii_lcell_comb \MUX|Mux6~2 (
// Equation(s):
// \MUX|Mux6~2_combout  = (\MUX|Mux3~19_combout  & ((\MUX|Mux3~16_combout ) # ((\R5|data_r [2])))) # (!\MUX|Mux3~19_combout  & (!\MUX|Mux3~16_combout  & ((\MUX|Mux6~1_combout ))))

	.dataa(\MUX|Mux3~19_combout ),
	.datab(\MUX|Mux3~16_combout ),
	.datac(\R5|data_r [2]),
	.datad(\MUX|Mux6~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux6~2 .lut_mask = 16'hB9A8;
defparam \MUX|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N17
cycloneii_lcell_ff \R4|data_r[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [2]));

// Location: LCCOMB_X53_Y32_N16
cycloneii_lcell_comb \MUX|Mux6~3 (
// Equation(s):
// \MUX|Mux6~3_combout  = (\MUX|Mux6~2_combout  & ((\R3|data_r [2]) # ((!\MUX|Mux3~16_combout )))) # (!\MUX|Mux6~2_combout  & (((\R4|data_r [2] & \MUX|Mux3~16_combout ))))

	.dataa(\R3|data_r [2]),
	.datab(\MUX|Mux6~2_combout ),
	.datac(\R4|data_r [2]),
	.datad(\MUX|Mux3~16_combout ),
	.cin(gnd),
	.combout(\MUX|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux6~3 .lut_mask = 16'hB8CC;
defparam \MUX|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N6
cycloneii_lcell_comb \MUX|Mux6~4 (
// Equation(s):
// \MUX|Mux6~4_combout  = (\MUX|Mux3~22_combout  & (((\MUX|Mux3~12_combout ) # (\MUX|Mux6~3_combout )))) # (!\MUX|Mux3~22_combout  & (\R1|data_r [2] & (!\MUX|Mux3~12_combout )))

	.dataa(\MUX|Mux3~22_combout ),
	.datab(\R1|data_r [2]),
	.datac(\MUX|Mux3~12_combout ),
	.datad(\MUX|Mux6~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux6~4 .lut_mask = 16'hAEA4;
defparam \MUX|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneii_lcell_comb \MUX|Mux6~5 (
// Equation(s):
// \MUX|Mux6~5_combout  = (\MUX|Mux3~12_combout  & ((\MUX|Mux6~4_combout  & (\R2|data_r [2])) # (!\MUX|Mux6~4_combout  & ((\R0|data_r [2]))))) # (!\MUX|Mux3~12_combout  & (((\MUX|Mux6~4_combout ))))

	.dataa(\MUX|Mux3~12_combout ),
	.datab(\R2|data_r [2]),
	.datac(\R0|data_r [2]),
	.datad(\MUX|Mux6~4_combout ),
	.cin(gnd),
	.combout(\MUX|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux6~5 .lut_mask = 16'hDDA0;
defparam \MUX|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneii_lcell_comb \MUX|buswires[2] (
// Equation(s):
// \MUX|buswires [2] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|Mux6~5_combout ))) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|buswires [2]))

	.dataa(vcc),
	.datab(\MUX|buswires [2]),
	.datac(\MUX|Mux6~5_combout ),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [2]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[2] .lut_mask = 16'hF0CC;
defparam \MUX|buswires[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneii_lcell_comb \COUNTER_R7|r7[2]~2 (
// Equation(s):
// \COUNTER_R7|r7[2]~2_combout  = (\Control_FSM|pc_in~regout  & ((\MUX|buswires [2]))) # (!\Control_FSM|pc_in~regout  & (\COUNTER_R7|Add0~8_combout ))

	.dataa(\COUNTER_R7|Add0~8_combout ),
	.datab(\MUX|buswires [2]),
	.datac(vcc),
	.datad(\Control_FSM|pc_in~regout ),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[2]~2 .lut_mask = 16'hCCAA;
defparam \COUNTER_R7|r7[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y30_N1
cycloneii_lcell_ff \IR|reg_ry[0] (
	.clk(\clock~combout ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ry [0]));

// Location: LCCOMB_X54_Y30_N14
cycloneii_lcell_comb \MUX|Mux50~0 (
// Equation(s):
// \MUX|Mux50~0_combout  = (!\Control_FSM|select [0] & (((!\IR|reg_ry [1]) # (!\IR|reg_ry [0])) # (!\IR|reg_ry [2])))

	.dataa(\IR|reg_ry [2]),
	.datab(\IR|reg_ry [0]),
	.datac(\IR|reg_ry [1]),
	.datad(\Control_FSM|select [0]),
	.cin(gnd),
	.combout(\MUX|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux50~0 .lut_mask = 16'h007F;
defparam \MUX|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneii_lcell_comb \MUX|Mux50~1 (
// Equation(s):
// \MUX|Mux50~1_combout  = ((!\Control_FSM|select [1] & ((\MUX|Mux50~0_combout ) # (!\Control_FSM|select [2])))) # (!\Control_FSM|select [3])

	.dataa(\Control_FSM|select [3]),
	.datab(\Control_FSM|select [2]),
	.datac(\MUX|Mux50~0_combout ),
	.datad(\Control_FSM|select [1]),
	.cin(gnd),
	.combout(\MUX|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux50~1 .lut_mask = 16'h55F7;
defparam \MUX|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneii_lcell_comb \MUX|Mux50~2 (
// Equation(s):
// \MUX|Mux50~2_combout  = (\Control_FSM|select [0] & (((!\IR|reg_rx [1]) # (!\IR|reg_rx [0])) # (!\IR|reg_rx [2])))

	.dataa(\Control_FSM|select [0]),
	.datab(\IR|reg_rx [2]),
	.datac(\IR|reg_rx [0]),
	.datad(\IR|reg_rx [1]),
	.cin(gnd),
	.combout(\MUX|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux50~2 .lut_mask = 16'h2AAA;
defparam \MUX|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N6
cycloneii_lcell_comb \MUX|Mux50~3 (
// Equation(s):
// \MUX|Mux50~3_combout  = (\MUX|Mux50~1_combout ) # ((\MUX|Mux50~2_combout  & !\Control_FSM|select [2]))

	.dataa(vcc),
	.datab(\MUX|Mux50~1_combout ),
	.datac(\MUX|Mux50~2_combout ),
	.datad(\Control_FSM|select [2]),
	.cin(gnd),
	.combout(\MUX|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux50~3 .lut_mask = 16'hCCFC;
defparam \MUX|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneii_clkctrl \MUX|Mux50~3clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\MUX|Mux50~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MUX|Mux50~3clkctrl_outclk ));
// synopsys translate_off
defparam \MUX|Mux50~3clkctrl .clock_type = "global clock";
defparam \MUX|Mux50~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N24
cycloneii_lcell_comb \MUX|buswires[1] (
// Equation(s):
// \MUX|buswires [1] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|Mux3~28_combout )) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|buswires [1])))

	.dataa(\MUX|Mux3~28_combout ),
	.datab(vcc),
	.datac(\MUX|buswires [1]),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [1]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[1] .lut_mask = 16'hAAF0;
defparam \MUX|buswires[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N26
cycloneii_lcell_comb \COUNTER_R7|r7[1]~1 (
// Equation(s):
// \COUNTER_R7|r7[1]~1_combout  = (\Control_FSM|pc_in~regout  & ((\MUX|buswires [1]))) # (!\Control_FSM|pc_in~regout  & (\COUNTER_R7|Add0~6_combout ))

	.dataa(vcc),
	.datab(\Control_FSM|pc_in~regout ),
	.datac(\COUNTER_R7|Add0~6_combout ),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[1]~1 .lut_mask = 16'hFC30;
defparam \COUNTER_R7|r7[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N22
cycloneii_lcell_comb \Control_FSM|select~7 (
// Equation(s):
// \Control_FSM|select~7_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12] & ((\Control_FSM|Tstate.T5~regout ) # (\Control_FSM|Tstate.T3~regout ))))

	.dataa(\Control_FSM|Tstate.T5~regout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datac(\Control_FSM|Tstate.T3~regout ),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\Control_FSM|select~7_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~7 .lut_mask = 16'h3200;
defparam \Control_FSM|select~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N14
cycloneii_lcell_comb \Control_FSM|select~9 (
// Equation(s):
// \Control_FSM|select~9_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & ((\Control_FSM|select~7_combout ))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a 
// [14] & (\Control_FSM|select~8_combout ))))

	.dataa(\Control_FSM|select~8_combout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\Control_FSM|select~7_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~9_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~9 .lut_mask = 16'h3202;
defparam \Control_FSM|select~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneii_lcell_comb \Control_FSM|Mux8~1 (
// Equation(s):
// \Control_FSM|Mux8~1_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15])))) # 
// (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11])) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] 
// & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [11]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux8~1 .lut_mask = 16'h4EFA;
defparam \Control_FSM|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneii_lcell_comb \Control_FSM|Mux8~2 (
// Equation(s):
// \Control_FSM|Mux8~2_combout  = (\Control_FSM|select [2] & (!\Control_FSM|done~regout  & ((!\Control_FSM|Mux8~1_combout ) # (!\Control_FSM|Mux2~0_combout ))))

	.dataa(\Control_FSM|Mux2~0_combout ),
	.datab(\Control_FSM|select [2]),
	.datac(\Control_FSM|Mux8~1_combout ),
	.datad(\Control_FSM|done~regout ),
	.cin(gnd),
	.combout(\Control_FSM|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux8~2 .lut_mask = 16'h004C;
defparam \Control_FSM|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneii_lcell_comb \Control_FSM|Mux8~3 (
// Equation(s):
// \Control_FSM|Mux8~3_combout  = (\Control_FSM|Mux8~0_combout  & ((\Control_FSM|Mux2~3_combout ) # ((\Control_FSM|Mux8~2_combout ) # (!\Control_FSM|Mux8~1_combout )))) # (!\Control_FSM|Mux8~0_combout  & (((!\Control_FSM|Mux8~1_combout  & 
// \Control_FSM|Mux8~2_combout ))))

	.dataa(\Control_FSM|Mux8~0_combout ),
	.datab(\Control_FSM|Mux2~3_combout ),
	.datac(\Control_FSM|Mux8~1_combout ),
	.datad(\Control_FSM|Mux8~2_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Mux8~3 .lut_mask = 16'hAF8A;
defparam \Control_FSM|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneii_lcell_comb \Control_FSM|select~11 (
// Equation(s):
// \Control_FSM|select~11_combout  = (\Control_FSM|select~10_combout ) # ((\Control_FSM|select~9_combout ) # ((\Control_FSM|Tstate.T4~regout  & \Control_FSM|Mux8~3_combout )))

	.dataa(\Control_FSM|select~10_combout ),
	.datab(\Control_FSM|Tstate.T4~regout ),
	.datac(\Control_FSM|select~9_combout ),
	.datad(\Control_FSM|Mux8~3_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~11_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~11 .lut_mask = 16'hFEFA;
defparam \Control_FSM|select~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneii_lcell_comb \Control_FSM|select~12 (
// Equation(s):
// \Control_FSM|select~12_combout  = (\Control_FSM|select~6_combout  & ((\Control_FSM|Mux2~1_combout ) # ((\Control_FSM|g_in~0_combout  & \Control_FSM|select~11_combout )))) # (!\Control_FSM|select~6_combout  & (((\Control_FSM|g_in~0_combout  & 
// \Control_FSM|select~11_combout ))))

	.dataa(\Control_FSM|select~6_combout ),
	.datab(\Control_FSM|Mux2~1_combout ),
	.datac(\Control_FSM|g_in~0_combout ),
	.datad(\Control_FSM|select~11_combout ),
	.cin(gnd),
	.combout(\Control_FSM|select~12_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|select~12 .lut_mask = 16'hF888;
defparam \Control_FSM|select~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N1
cycloneii_lcell_ff \Control_FSM|select[2] (
	.clk(\clock~combout ),
	.datain(\Control_FSM|select~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|select [2]));

// Location: LCCOMB_X47_Y30_N14
cycloneii_lcell_comb \MUX|Mux3~11 (
// Equation(s):
// \MUX|Mux3~11_combout  = (!\Control_FSM|select [2] & \MUX|Mux3~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Control_FSM|select [2]),
	.datad(\MUX|Mux3~10_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~11 .lut_mask = 16'h0F00;
defparam \MUX|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N12
cycloneii_lcell_comb \MUX|Mux3~12 (
// Equation(s):
// \MUX|Mux3~12_combout  = (\MUX|Mux3~4_combout ) # ((\MUX|Mux3~7_combout  & ((\MUX|Mux3~11_combout ) # (\MUX|Mux3~9_combout ))))

	.dataa(\MUX|Mux3~4_combout ),
	.datab(\MUX|Mux3~11_combout ),
	.datac(\MUX|Mux3~7_combout ),
	.datad(\MUX|Mux3~9_combout ),
	.cin(gnd),
	.combout(\MUX|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux3~12 .lut_mask = 16'hFAEA;
defparam \MUX|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y32_N30
cycloneii_lcell_comb \R0|data_r~0 (
// Equation(s):
// \R0|data_r~0_combout  = (!\Control_FSM|mvt~regout  & \MUX|buswires [0])

	.dataa(\Control_FSM|mvt~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\R0|data_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~0 .lut_mask = 16'h5500;
defparam \R0|data_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y32_N25
cycloneii_lcell_ff \R1|data_r[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [0]));

// Location: LCCOMB_X53_Y32_N4
cycloneii_lcell_comb \R3|data_r[0]~feeder (
// Equation(s):
// \R3|data_r[0]~feeder_combout  = \R0|data_r~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~0_combout ),
	.cin(gnd),
	.combout(\R3|data_r[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|data_r[0]~feeder .lut_mask = 16'hFF00;
defparam \R3|data_r[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N5
cycloneii_lcell_ff \R3|data_r[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R3|data_r[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [0]));

// Location: LCFF_X53_Y32_N31
cycloneii_lcell_ff \R4|data_r[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r4_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R4|data_r [0]));

// Location: LCFF_X55_Y32_N27
cycloneii_lcell_ff \R5|data_r[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r5_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R5|data_r [0]));

// Location: LCCOMB_X47_Y31_N16
cycloneii_lcell_comb \ALU|Mux0~10 (
// Equation(s):
// \ALU|Mux0~10_combout  = (\MUX|buswires [3] & (\Control_FSM|ula [2] & !\ALU|ShiftLeft0~4_combout ))

	.dataa(\MUX|buswires [3]),
	.datab(vcc),
	.datac(\Control_FSM|ula [2]),
	.datad(\ALU|ShiftLeft0~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~10 .lut_mask = 16'h00A0;
defparam \ALU|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N24
cycloneii_lcell_comb \ALU|Mux0~1 (
// Equation(s):
// \ALU|Mux0~1_combout  = (\Control_FSM|ula [2]) # ((\Control_FSM|ula [0] & \Control_FSM|ula [1]))

	.dataa(\Control_FSM|ula [0]),
	.datab(\Control_FSM|ula [1]),
	.datac(vcc),
	.datad(\Control_FSM|ula [2]),
	.cin(gnd),
	.combout(\ALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~1 .lut_mask = 16'hFF88;
defparam \ALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N8
cycloneii_lcell_comb \ALU|Mux0~2 (
// Equation(s):
// \ALU|Mux0~2_combout  = (\ALU|Mux0~0_combout  & (((!\ALU|ShiftLeft0~4_combout  & !\MUX|buswires [3])) # (!\ALU|Mux0~1_combout )))

	.dataa(\ALU|ShiftLeft0~4_combout ),
	.datab(\MUX|buswires [3]),
	.datac(\ALU|Mux0~1_combout ),
	.datad(\ALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~2 .lut_mask = 16'h1F00;
defparam \ALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneii_lcell_comb \ALU|Mux0~3 (
// Equation(s):
// \ALU|Mux0~3_combout  = (\MUX|buswires [2]) # ((\MUX|buswires [0] & !\MUX|buswires [1]))

	.dataa(vcc),
	.datab(\MUX|buswires [0]),
	.datac(\MUX|buswires [1]),
	.datad(\MUX|buswires [2]),
	.cin(gnd),
	.combout(\ALU|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~3 .lut_mask = 16'hFF0C;
defparam \ALU|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneii_lcell_comb \ALU|Mux0~4 (
// Equation(s):
// \ALU|Mux0~4_combout  = (!\MUX|buswires [2] & !\MUX|buswires [1])

	.dataa(vcc),
	.datab(\MUX|buswires [2]),
	.datac(vcc),
	.datad(\MUX|buswires [1]),
	.cin(gnd),
	.combout(\ALU|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~4 .lut_mask = 16'h0033;
defparam \ALU|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneii_lcell_comb \ALU|Mux0~5 (
// Equation(s):
// \ALU|Mux0~5_combout  = (\ALU|Mux0~4_combout ) # ((\ALU|Mux0~3_combout  & ((\ALU|ShiftRight0~11_combout ))) # (!\ALU|Mux0~3_combout  & (\ALU|ShiftRight0~12_combout )))

	.dataa(\ALU|ShiftRight0~12_combout ),
	.datab(\ALU|Mux0~3_combout ),
	.datac(\ALU|Mux0~4_combout ),
	.datad(\ALU|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~5 .lut_mask = 16'hFEF2;
defparam \ALU|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneii_lcell_comb \ALU|Mux0~6 (
// Equation(s):
// \ALU|Mux0~6_combout  = ((\ALU|Mux0~3_combout  & ((\A|reg_a [1]))) # (!\ALU|Mux0~3_combout  & (\A|reg_a [0]))) # (!\ALU|Mux0~4_combout )

	.dataa(\A|reg_a [0]),
	.datab(\A|reg_a [1]),
	.datac(\ALU|Mux0~4_combout ),
	.datad(\ALU|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~6 .lut_mask = 16'hCFAF;
defparam \ALU|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneii_lcell_comb \ALU|Mux0~7 (
// Equation(s):
// \ALU|Mux0~7_combout  = (\ALU|Mux0~0_combout  & (((!\ALU|Mux0~1_combout )))) # (!\ALU|Mux0~0_combout  & ((\ALU|Mux0~1_combout  & ((\ALU|Mux0~6_combout ))) # (!\ALU|Mux0~1_combout  & (\ALU|Add0~3_combout ))))

	.dataa(\ALU|Add0~3_combout ),
	.datab(\ALU|Mux0~6_combout ),
	.datac(\ALU|Mux0~0_combout ),
	.datad(\ALU|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~7 .lut_mask = 16'h0CFA;
defparam \ALU|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneii_lcell_comb \ALU|Mux0~8 (
// Equation(s):
// \ALU|Mux0~8_combout  = (\ALU|Mux0~7_combout  & (((!\ALU|ShiftLeft0~4_combout  & \ALU|Mux0~5_combout )) # (!\ALU|Mux0~1_combout )))

	.dataa(\ALU|ShiftLeft0~4_combout ),
	.datab(\ALU|Mux0~5_combout ),
	.datac(\ALU|Mux0~1_combout ),
	.datad(\ALU|Mux0~7_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~8 .lut_mask = 16'h4F00;
defparam \ALU|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneii_lcell_comb \ALU|Mux0~9 (
// Equation(s):
// \ALU|Mux0~9_combout  = (\ALU|Mux0~2_combout  & ((\ALU|Mux0~8_combout  & (\ALU|reg_alu~0_combout )) # (!\ALU|Mux0~8_combout  & ((\ALU|ShiftLeft0~0_combout ))))) # (!\ALU|Mux0~2_combout  & (((\ALU|Mux0~8_combout ))))

	.dataa(\ALU|reg_alu~0_combout ),
	.datab(\ALU|ShiftLeft0~0_combout ),
	.datac(\ALU|Mux0~2_combout ),
	.datad(\ALU|Mux0~8_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~9 .lut_mask = 16'hAFC0;
defparam \ALU|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneii_lcell_comb \ALU|Mux0~11 (
// Equation(s):
// \ALU|Mux0~11_combout  = (\ALU|Mux0~10_combout  & (\ALU|Mux8~0_combout )) # (!\ALU|Mux0~10_combout  & ((\ALU|Mux0~9_combout )))

	.dataa(vcc),
	.datab(\ALU|Mux0~10_combout ),
	.datac(\ALU|Mux8~0_combout ),
	.datad(\ALU|Mux0~9_combout ),
	.cin(gnd),
	.combout(\ALU|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~11 .lut_mask = 16'hF3C0;
defparam \ALU|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneii_lcell_comb \ALU|reg_alu[0] (
// Equation(s):
// \ALU|reg_alu [0] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux0~11_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [0]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [0]),
	.datac(\ALU|Mux0~11_combout ),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [0]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[0] .lut_mask = 16'hF0CC;
defparam \ALU|reg_alu[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y29_N7
cycloneii_lcell_ff \G|g_reg[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ALU|reg_alu [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|g_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\G|g_reg [0]));

// Location: LCFF_X53_Y30_N27
cycloneii_lcell_ff \IR|reg_ir[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|ir_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IR|reg_ir [0]));

// Location: LCCOMB_X53_Y30_N26
cycloneii_lcell_comb \MUX|Mux1~0 (
// Equation(s):
// \MUX|Mux1~0_combout  = (\MUX|Mux3~21_combout  & ((\MUX|Mux3~20_combout ) # ((\COUNTER_R7|r7[0]~15_combout )))) # (!\MUX|Mux3~21_combout  & (!\MUX|Mux3~20_combout  & (\IR|reg_ir [0])))

	.dataa(\MUX|Mux3~21_combout ),
	.datab(\MUX|Mux3~20_combout ),
	.datac(\IR|reg_ir [0]),
	.datad(\COUNTER_R7|r7[0]~15_combout ),
	.cin(gnd),
	.combout(\MUX|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux1~0 .lut_mask = 16'hBA98;
defparam \MUX|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N22
cycloneii_lcell_comb \MUX|Mux1~1 (
// Equation(s):
// \MUX|Mux1~1_combout  = (\MUX|Mux3~20_combout  & ((\MUX|Mux1~0_combout  & (\G|g_reg [0])) # (!\MUX|Mux1~0_combout  & ((\MEM_DADOS|altsyncram_component|auto_generated|q_a [0]))))) # (!\MUX|Mux3~20_combout  & (((\MUX|Mux1~0_combout ))))

	.dataa(\MUX|Mux3~20_combout ),
	.datab(\G|g_reg [0]),
	.datac(\MEM_DADOS|altsyncram_component|auto_generated|q_a [0]),
	.datad(\MUX|Mux1~0_combout ),
	.cin(gnd),
	.combout(\MUX|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux1~1 .lut_mask = 16'hDDA0;
defparam \MUX|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N26
cycloneii_lcell_comb \MUX|Mux1~2 (
// Equation(s):
// \MUX|Mux1~2_combout  = (\MUX|Mux3~16_combout  & (\MUX|Mux3~19_combout )) # (!\MUX|Mux3~16_combout  & ((\MUX|Mux3~19_combout  & (\R5|data_r [0])) # (!\MUX|Mux3~19_combout  & ((\MUX|Mux1~1_combout )))))

	.dataa(\MUX|Mux3~16_combout ),
	.datab(\MUX|Mux3~19_combout ),
	.datac(\R5|data_r [0]),
	.datad(\MUX|Mux1~1_combout ),
	.cin(gnd),
	.combout(\MUX|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux1~2 .lut_mask = 16'hD9C8;
defparam \MUX|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y32_N28
cycloneii_lcell_comb \MUX|Mux1~3 (
// Equation(s):
// \MUX|Mux1~3_combout  = (\MUX|Mux3~16_combout  & ((\MUX|Mux1~2_combout  & (\R3|data_r [0])) # (!\MUX|Mux1~2_combout  & ((\R4|data_r [0]))))) # (!\MUX|Mux3~16_combout  & (((\MUX|Mux1~2_combout ))))

	.dataa(\MUX|Mux3~16_combout ),
	.datab(\R3|data_r [0]),
	.datac(\R4|data_r [0]),
	.datad(\MUX|Mux1~2_combout ),
	.cin(gnd),
	.combout(\MUX|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux1~3 .lut_mask = 16'hDDA0;
defparam \MUX|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y32_N28
cycloneii_lcell_comb \MUX|Mux1~4 (
// Equation(s):
// \MUX|Mux1~4_combout  = (\MUX|Mux3~22_combout  & ((\MUX|Mux3~12_combout ) # ((\MUX|Mux1~3_combout )))) # (!\MUX|Mux3~22_combout  & (!\MUX|Mux3~12_combout  & (\R1|data_r [0])))

	.dataa(\MUX|Mux3~22_combout ),
	.datab(\MUX|Mux3~12_combout ),
	.datac(\R1|data_r [0]),
	.datad(\MUX|Mux1~3_combout ),
	.cin(gnd),
	.combout(\MUX|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux1~4 .lut_mask = 16'hBA98;
defparam \MUX|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y32_N3
cycloneii_lcell_ff \R2|data_r[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [0]));

// Location: LCFF_X55_Y32_N25
cycloneii_lcell_ff \R0|data_r[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [0]));

// Location: LCCOMB_X54_Y32_N2
cycloneii_lcell_comb \MUX|Mux1~5 (
// Equation(s):
// \MUX|Mux1~5_combout  = (\MUX|Mux3~12_combout  & ((\MUX|Mux1~4_combout  & (\R2|data_r [0])) # (!\MUX|Mux1~4_combout  & ((\R0|data_r [0]))))) # (!\MUX|Mux3~12_combout  & (\MUX|Mux1~4_combout ))

	.dataa(\MUX|Mux3~12_combout ),
	.datab(\MUX|Mux1~4_combout ),
	.datac(\R2|data_r [0]),
	.datad(\R0|data_r [0]),
	.cin(gnd),
	.combout(\MUX|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \MUX|Mux1~5 .lut_mask = 16'hE6C4;
defparam \MUX|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N6
cycloneii_lcell_comb \MUX|buswires[0] (
// Equation(s):
// \MUX|buswires [0] = (GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & ((\MUX|Mux1~5_combout ))) # (!GLOBAL(\MUX|Mux50~3clkctrl_outclk ) & (\MUX|buswires [0]))

	.dataa(\MUX|buswires [0]),
	.datab(\MUX|Mux1~5_combout ),
	.datac(vcc),
	.datad(\MUX|Mux50~3clkctrl_outclk ),
	.cin(gnd),
	.combout(\MUX|buswires [0]),
	.cout());
// synopsys translate_off
defparam \MUX|buswires[0] .lut_mask = 16'hCCAA;
defparam \MUX|buswires[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneii_lcell_comb \COUNTER_R7|r7[0]~15 (
// Equation(s):
// \COUNTER_R7|r7[0]~15_combout  = (\Control_FSM|pc_in~regout  & ((\MUX|buswires [0]))) # (!\Control_FSM|pc_in~regout  & (\COUNTER_R7|Add0~4_combout ))

	.dataa(\Control_FSM|pc_in~regout ),
	.datab(\COUNTER_R7|Add0~4_combout ),
	.datac(vcc),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\COUNTER_R7|r7[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \COUNTER_R7|r7[0]~15 .lut_mask = 16'hEE44;
defparam \COUNTER_R7|r7[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N28
cycloneii_lcell_comb \Control_FSM|Selector21~2 (
// Equation(s):
// \Control_FSM|Selector21~2_combout  = (\Control_FSM|Tstate.T3~regout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13] $ (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datab(\Control_FSM|Tstate.T3~regout ),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control_FSM|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector21~2 .lut_mask = 16'h8484;
defparam \Control_FSM|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N6
cycloneii_lcell_comb \Control_FSM|WideOr2~0 (
// Equation(s):
// \Control_FSM|WideOr2~0_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & ((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]) # 
// (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13])))) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]) # (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a 
// [15]))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Control_FSM|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|WideOr2~0 .lut_mask = 16'h55DA;
defparam \Control_FSM|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneii_lcell_comb \Control_FSM|Selector21~0 (
// Equation(s):
// \Control_FSM|Selector21~0_combout  = (\Control_FSM|dout_in~0_combout ) # ((\Control_FSM|Tstate.T5~regout  & \Control_FSM|WideOr2~0_combout ))

	.dataa(\Control_FSM|dout_in~0_combout ),
	.datab(\Control_FSM|Tstate.T5~regout ),
	.datac(\Control_FSM|WideOr2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Control_FSM|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector21~0 .lut_mask = 16'hEAEA;
defparam \Control_FSM|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N4
cycloneii_lcell_comb \Control_FSM|ula[0]~0 (
// Equation(s):
// \Control_FSM|ula[0]~0_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & !\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|ula[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|ula[0]~0 .lut_mask = 16'h000F;
defparam \Control_FSM|ula[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N26
cycloneii_lcell_comb \Control_FSM|bope~0 (
// Equation(s):
// \Control_FSM|bope~0_combout  = (\Control_FSM|g_in~0_combout  & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (\Control_FSM|ula[0]~0_combout  & \Control_FSM|Tstate.T2~regout )))

	.dataa(\Control_FSM|g_in~0_combout ),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datac(\Control_FSM|ula[0]~0_combout ),
	.datad(\Control_FSM|Tstate.T2~regout ),
	.cin(gnd),
	.combout(\Control_FSM|bope~0_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|bope~0 .lut_mask = 16'h8000;
defparam \Control_FSM|bope~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N0
cycloneii_lcell_comb \Control_FSM|bope~1 (
// Equation(s):
// \Control_FSM|bope~1_combout  = (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12] & \Control_FSM|bope~0_combout )

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Control_FSM|bope~0_combout ),
	.cin(gnd),
	.combout(\Control_FSM|bope~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|bope~1 .lut_mask = 16'h5500;
defparam \Control_FSM|bope~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N12
cycloneii_lcell_comb \Control_FSM|bope[1]~2 (
// Equation(s):
// \Control_FSM|bope[1]~2_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (((\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]) # (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13])))) # 
// (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & (((!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14])) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a 
// [12])))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datad(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\Control_FSM|bope[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|bope[1]~2 .lut_mask = 16'hDFF3;
defparam \Control_FSM|bope[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y29_N10
cycloneii_lcell_comb \Control_FSM|bope[1]~3 (
// Equation(s):
// \Control_FSM|bope[1]~3_combout  = (\Control_FSM|done~regout ) # ((\Control_FSM|g_in~0_combout  & (\Control_FSM|Tstate.T2~regout  & !\Control_FSM|bope[1]~2_combout )))

	.dataa(\Control_FSM|g_in~0_combout ),
	.datab(\Control_FSM|Tstate.T2~regout ),
	.datac(\Control_FSM|done~regout ),
	.datad(\Control_FSM|bope[1]~2_combout ),
	.cin(gnd),
	.combout(\Control_FSM|bope[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|bope[1]~3 .lut_mask = 16'hF0F8;
defparam \Control_FSM|bope[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y29_N1
cycloneii_lcell_ff \Control_FSM|bope[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|bope~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|bope[1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|bope [0]));

// Location: LCCOMB_X51_Y32_N20
cycloneii_lcell_comb \ALU|ShiftRight0~22 (
// Equation(s):
// \ALU|ShiftRight0~22_combout  = (\MUX|buswires [0] & ((\ALU|ShiftRight0~21_combout ))) # (!\MUX|buswires [0] & (\ALU|ShiftRight0~13_combout ))

	.dataa(\MUX|buswires [0]),
	.datab(\ALU|ShiftRight0~13_combout ),
	.datac(vcc),
	.datad(\ALU|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~22 .lut_mask = 16'hEE44;
defparam \ALU|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N31
cycloneii_lcell_ff \A|reg_a[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MUX|buswires [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|a_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\A|reg_a [14]));

// Location: LCCOMB_X49_Y28_N14
cycloneii_lcell_comb \ALU|ShiftRight0~23 (
// Equation(s):
// \ALU|ShiftRight0~23_combout  = (\MUX|buswires [0] & (\A|reg_a [15])) # (!\MUX|buswires [0] & ((\A|reg_a [14])))

	.dataa(vcc),
	.datab(\A|reg_a [15]),
	.datac(\MUX|buswires [0]),
	.datad(\A|reg_a [14]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~23 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneii_lcell_comb \ALU|ShiftRight0~24 (
// Equation(s):
// \ALU|ShiftRight0~24_combout  = (\MUX|buswires [2] & (!\MUX|buswires [1] & ((\ALU|ShiftRight0~23_combout )))) # (!\MUX|buswires [2] & (((\ALU|ShiftRight0~22_combout ))))

	.dataa(\MUX|buswires [2]),
	.datab(\MUX|buswires [1]),
	.datac(\ALU|ShiftRight0~22_combout ),
	.datad(\ALU|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~24 .lut_mask = 16'h7250;
defparam \ALU|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneii_lcell_comb \ALU|ShiftLeft0~31 (
// Equation(s):
// \ALU|ShiftLeft0~31_combout  = (\MUX|buswires [1] & ((\MUX|buswires [0] & ((\A|reg_a [7]))) # (!\MUX|buswires [0] & (\A|reg_a [8]))))

	.dataa(\MUX|buswires [1]),
	.datab(\MUX|buswires [0]),
	.datac(\A|reg_a [8]),
	.datad(\A|reg_a [7]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~31 .lut_mask = 16'hA820;
defparam \ALU|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneii_lcell_comb \ALU|ShiftLeft0~32 (
// Equation(s):
// \ALU|ShiftLeft0~32_combout  = (\MUX|buswires [0] & ((\A|reg_a [9]))) # (!\MUX|buswires [0] & (\A|reg_a [10]))

	.dataa(vcc),
	.datab(\A|reg_a [10]),
	.datac(\MUX|buswires [0]),
	.datad(\A|reg_a [9]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~32 .lut_mask = 16'hFC0C;
defparam \ALU|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneii_lcell_comb \ALU|ShiftLeft0~33 (
// Equation(s):
// \ALU|ShiftLeft0~33_combout  = (\ALU|ShiftLeft0~31_combout ) # ((!\MUX|buswires [1] & \ALU|ShiftLeft0~32_combout ))

	.dataa(vcc),
	.datab(\ALU|ShiftLeft0~31_combout ),
	.datac(\MUX|buswires [1]),
	.datad(\ALU|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~33 .lut_mask = 16'hCFCC;
defparam \ALU|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
cycloneii_lcell_comb \ALU|ShiftLeft0~21 (
// Equation(s):
// \ALU|ShiftLeft0~21_combout  = (\MUX|buswires [0] & (\ALU|ShiftLeft0~16_combout )) # (!\MUX|buswires [0] & ((\ALU|ShiftLeft0~20_combout )))

	.dataa(\ALU|ShiftLeft0~16_combout ),
	.datab(\MUX|buswires [0]),
	.datac(vcc),
	.datad(\ALU|ShiftLeft0~20_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~21 .lut_mask = 16'hBB88;
defparam \ALU|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneii_lcell_comb \ALU|Mux10~1 (
// Equation(s):
// \ALU|Mux10~1_combout  = (\ALU|Mux10~0_combout  & ((\ALU|ShiftLeft0~33_combout ) # ((\ALU|Mux11~0_combout )))) # (!\ALU|Mux10~0_combout  & (((\ALU|ShiftLeft0~21_combout  & !\ALU|Mux11~0_combout ))))

	.dataa(\ALU|Mux10~0_combout ),
	.datab(\ALU|ShiftLeft0~33_combout ),
	.datac(\ALU|ShiftLeft0~21_combout ),
	.datad(\ALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~1 .lut_mask = 16'hAAD8;
defparam \ALU|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneii_lcell_comb \ALU|Mux10~2 (
// Equation(s):
// \ALU|Mux10~2_combout  = (!\Control_FSM|ula [2] & ((\Control_FSM|ula [1] & (\ALU|Mux10~1_combout )) # (!\Control_FSM|ula [1] & ((\ALU|Add0~33_combout )))))

	.dataa(\Control_FSM|ula [1]),
	.datab(\Control_FSM|ula [2]),
	.datac(\ALU|Mux10~1_combout ),
	.datad(\ALU|Add0~33_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~2 .lut_mask = 16'h3120;
defparam \ALU|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N0
cycloneii_lcell_comb \ALU|Mux10~3 (
// Equation(s):
// \ALU|Mux10~3_combout  = (\ALU|Mux10~2_combout ) # ((\ALU|ShiftRight0~24_combout  & !\ALU|Mux5~2_combout ))

	.dataa(vcc),
	.datab(\ALU|ShiftRight0~24_combout ),
	.datac(\ALU|Mux5~2_combout ),
	.datad(\ALU|Mux10~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux10~3 .lut_mask = 16'hFF0C;
defparam \ALU|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N10
cycloneii_lcell_comb \ALU|reg_alu[10] (
// Equation(s):
// \ALU|reg_alu [10] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux10~3_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [10]))

	.dataa(\ALU|reg_alu [10]),
	.datab(vcc),
	.datac(\ALU|Mux16~0clkctrl_outclk ),
	.datad(\ALU|Mux10~3_combout ),
	.cin(gnd),
	.combout(\ALU|reg_alu [10]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[10] .lut_mask = 16'hFA0A;
defparam \ALU|reg_alu[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N14
cycloneii_lcell_comb \B|Mux0~2 (
// Equation(s):
// \B|Mux0~2_combout  = (!\ALU|reg_alu [11] & (!\ALU|reg_alu [8] & (!\ALU|reg_alu [10] & !\ALU|reg_alu [9])))

	.dataa(\ALU|reg_alu [11]),
	.datab(\ALU|reg_alu [8]),
	.datac(\ALU|reg_alu [10]),
	.datad(\ALU|reg_alu [9]),
	.cin(gnd),
	.combout(\B|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \B|Mux0~2 .lut_mask = 16'h0001;
defparam \B|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneii_lcell_comb \ALU|Mux0~12 (
// Equation(s):
// \ALU|Mux0~12_combout  = (!\MUX|buswires [1] & \MUX|buswires [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [1]),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\ALU|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux0~12 .lut_mask = 16'h0F00;
defparam \ALU|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneii_lcell_comb \ALU|Mux13~4 (
// Equation(s):
// \ALU|Mux13~4_combout  = (!\MUX|buswires [2] & ((\ALU|ShiftRight0~16_combout ) # ((\A|reg_a [14] & \ALU|Mux0~12_combout ))))

	.dataa(\A|reg_a [14]),
	.datab(\ALU|Mux0~12_combout ),
	.datac(\ALU|ShiftRight0~16_combout ),
	.datad(\MUX|buswires [2]),
	.cin(gnd),
	.combout(\ALU|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux13~4 .lut_mask = 16'h00F8;
defparam \ALU|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneii_lcell_comb \ALU|Mux5~7 (
// Equation(s):
// \ALU|Mux5~7_combout  = (\ALU|Mux5~3_combout  & ((\ALU|Mux5~4_combout  & (\ALU|Mux13~4_combout )) # (!\ALU|Mux5~4_combout  & ((\ALU|Add0~18_combout ))))) # (!\ALU|Mux5~3_combout  & (((!\ALU|Mux5~4_combout ))))

	.dataa(\ALU|Mux5~3_combout ),
	.datab(\ALU|Mux13~4_combout ),
	.datac(\ALU|Mux5~4_combout ),
	.datad(\ALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\ALU|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~7 .lut_mask = 16'h8F85;
defparam \ALU|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
cycloneii_lcell_comb \ALU|Mux5~8 (
// Equation(s):
// \ALU|Mux5~8_combout  = (\ALU|Mux5~2_combout  & (((\ALU|Mux5~7_combout )))) # (!\ALU|Mux5~2_combout  & ((\ALU|Mux5~7_combout  & (\ALU|ShiftRight0~19_combout )) # (!\ALU|Mux5~7_combout  & ((\ALU|ShiftRight0~14_combout )))))

	.dataa(\ALU|ShiftRight0~19_combout ),
	.datab(\ALU|ShiftRight0~14_combout ),
	.datac(\ALU|Mux5~2_combout ),
	.datad(\ALU|Mux5~7_combout ),
	.cin(gnd),
	.combout(\ALU|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~8 .lut_mask = 16'hFA0C;
defparam \ALU|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneii_lcell_comb \ALU|ShiftLeft0~18 (
// Equation(s):
// \ALU|ShiftLeft0~18_combout  = (\MUX|buswires [0] & ((\A|reg_a [0]))) # (!\MUX|buswires [0] & (\A|reg_a [1]))

	.dataa(vcc),
	.datab(\A|reg_a [1]),
	.datac(\MUX|buswires [0]),
	.datad(\A|reg_a [0]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~18 .lut_mask = 16'hFC0C;
defparam \ALU|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N12
cycloneii_lcell_comb \ALU|ShiftLeft0~16 (
// Equation(s):
// \ALU|ShiftLeft0~16_combout  = (\MUX|buswires [1] & (\A|reg_a [3])) # (!\MUX|buswires [1] & ((\A|reg_a [5])))

	.dataa(vcc),
	.datab(\A|reg_a [3]),
	.datac(\MUX|buswires [1]),
	.datad(\A|reg_a [5]),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~16 .lut_mask = 16'hCFC0;
defparam \ALU|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
cycloneii_lcell_comb \ALU|ShiftLeft0~17 (
// Equation(s):
// \ALU|ShiftLeft0~17_combout  = (\MUX|buswires [0] & (\ALU|ShiftLeft0~12_combout )) # (!\MUX|buswires [0] & ((\ALU|ShiftLeft0~16_combout )))

	.dataa(vcc),
	.datab(\MUX|buswires [0]),
	.datac(\ALU|ShiftLeft0~12_combout ),
	.datad(\ALU|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~17 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N28
cycloneii_lcell_comb \ALU|ShiftLeft0~19 (
// Equation(s):
// \ALU|ShiftLeft0~19_combout  = (\MUX|buswires [2] & (!\MUX|buswires [1] & (\ALU|ShiftLeft0~18_combout ))) # (!\MUX|buswires [2] & (((\ALU|ShiftLeft0~17_combout ))))

	.dataa(\MUX|buswires [2]),
	.datab(\MUX|buswires [1]),
	.datac(\ALU|ShiftLeft0~18_combout ),
	.datad(\ALU|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\ALU|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftLeft0~19 .lut_mask = 16'h7520;
defparam \ALU|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneii_lcell_comb \ALU|Mux5~6 (
// Equation(s):
// \ALU|Mux5~6_combout  = (\ALU|Mux0~0_combout  & ((\ALU|Mux5~5_combout ) # ((!\ALU|Mux11~0_combout  & \ALU|ShiftLeft0~19_combout ))))

	.dataa(\ALU|Mux5~5_combout ),
	.datab(\ALU|Mux11~0_combout ),
	.datac(\ALU|Mux0~0_combout ),
	.datad(\ALU|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\ALU|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~6 .lut_mask = 16'hB0A0;
defparam \ALU|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N2
cycloneii_lcell_comb \ALU|Mux5~9 (
// Equation(s):
// \ALU|Mux5~9_combout  = (\ALU|Mux5~6_combout ) # ((\ALU|Mux5~8_combout  & ((\Control_FSM|ula [2]) # (!\Control_FSM|ula [1]))))

	.dataa(\Control_FSM|ula [1]),
	.datab(\Control_FSM|ula [2]),
	.datac(\ALU|Mux5~8_combout ),
	.datad(\ALU|Mux5~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux5~9 .lut_mask = 16'hFFD0;
defparam \ALU|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneii_lcell_comb \ALU|reg_alu[5] (
// Equation(s):
// \ALU|reg_alu [5] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux5~9_combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [5]))

	.dataa(\ALU|Mux16~0clkctrl_outclk ),
	.datab(\ALU|reg_alu [5]),
	.datac(vcc),
	.datad(\ALU|Mux5~9_combout ),
	.cin(gnd),
	.combout(\ALU|reg_alu [5]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[5] .lut_mask = 16'hEE44;
defparam \ALU|reg_alu[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N8
cycloneii_lcell_comb \B|Mux0~1 (
// Equation(s):
// \B|Mux0~1_combout  = (!\ALU|reg_alu [6] & (!\ALU|reg_alu [5] & (!\ALU|reg_alu [7] & !\ALU|reg_alu [4])))

	.dataa(\ALU|reg_alu [6]),
	.datab(\ALU|reg_alu [5]),
	.datac(\ALU|reg_alu [7]),
	.datad(\ALU|reg_alu [4]),
	.cin(gnd),
	.combout(\B|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \B|Mux0~1 .lut_mask = 16'h0001;
defparam \B|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N0
cycloneii_lcell_comb \ALU|reg_alu~1 (
// Equation(s):
// \ALU|reg_alu~1_combout  = (\MUX|buswires [2] & \A|reg_a [2])

	.dataa(vcc),
	.datab(\MUX|buswires [2]),
	.datac(vcc),
	.datad(\A|reg_a [2]),
	.cin(gnd),
	.combout(\ALU|reg_alu~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu~1 .lut_mask = 16'hCC00;
defparam \ALU|reg_alu~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y33_N28
cycloneii_lcell_comb \ALU|ShiftRight0~12 (
// Equation(s):
// \ALU|ShiftRight0~12_combout  = (\MUX|buswires [0] & (\A|reg_a [3])) # (!\MUX|buswires [0] & ((\A|reg_a [2])))

	.dataa(\A|reg_a [3]),
	.datab(vcc),
	.datac(\A|reg_a [2]),
	.datad(\MUX|buswires [0]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~12 .lut_mask = 16'hAAF0;
defparam \ALU|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
cycloneii_lcell_comb \ALU|Mux2~2 (
// Equation(s):
// \ALU|Mux2~2_combout  = (\MUX|buswires [3]) # (\MUX|buswires [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MUX|buswires [3]),
	.datad(\MUX|buswires [2]),
	.cin(gnd),
	.combout(\ALU|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~2 .lut_mask = 16'hFFF0;
defparam \ALU|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneii_lcell_comb \ALU|Mux2~4 (
// Equation(s):
// \ALU|Mux2~4_combout  = (\ALU|Mux2~3_combout  & (((\ALU|ShiftRight0~10_combout ) # (\ALU|Mux2~2_combout )))) # (!\ALU|Mux2~3_combout  & (\ALU|ShiftRight0~12_combout  & ((!\ALU|Mux2~2_combout ))))

	.dataa(\ALU|Mux2~3_combout ),
	.datab(\ALU|ShiftRight0~12_combout ),
	.datac(\ALU|ShiftRight0~10_combout ),
	.datad(\ALU|Mux2~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~4 .lut_mask = 16'hAAE4;
defparam \ALU|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneii_lcell_comb \ALU|ShiftRight0~26 (
// Equation(s):
// \ALU|ShiftRight0~26_combout  = (\MUX|buswires [1] & ((\A|reg_a [9]))) # (!\MUX|buswires [1] & (\A|reg_a [7]))

	.dataa(\MUX|buswires [1]),
	.datab(\A|reg_a [7]),
	.datac(vcc),
	.datad(\A|reg_a [9]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~26 .lut_mask = 16'hEE44;
defparam \ALU|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N16
cycloneii_lcell_comb \ALU|ShiftRight0~27 (
// Equation(s):
// \ALU|ShiftRight0~27_combout  = (\ALU|ShiftRight0~25_combout ) # ((\MUX|buswires [0] & \ALU|ShiftRight0~26_combout ))

	.dataa(\ALU|ShiftRight0~25_combout ),
	.datab(\MUX|buswires [0]),
	.datac(\ALU|ShiftRight0~26_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~27 .lut_mask = 16'hEAEA;
defparam \ALU|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneii_lcell_comb \ALU|Mux2~7 (
// Equation(s):
// \ALU|Mux2~7_combout  = (\ALU|Mux2~4_combout  & (!\MUX|buswires [2] & (!\MUX|buswires [3]))) # (!\ALU|Mux2~4_combout  & (\ALU|ShiftRight0~27_combout  & ((\MUX|buswires [2]) # (\MUX|buswires [3]))))

	.dataa(\MUX|buswires [2]),
	.datab(\MUX|buswires [3]),
	.datac(\ALU|ShiftRight0~27_combout ),
	.datad(\ALU|Mux2~4_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~7 .lut_mask = 16'h11E0;
defparam \ALU|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N4
cycloneii_lcell_comb \ALU|Mux2~5 (
// Equation(s):
// \ALU|Mux2~5_combout  = (!\ALU|ShiftLeft0~4_combout  & ((\ALU|Mux2~7_combout ) # ((\ALU|Mux2~4_combout  & \ALU|ShiftRight0~24_combout ))))

	.dataa(\ALU|ShiftLeft0~4_combout ),
	.datab(\ALU|Mux2~4_combout ),
	.datac(\ALU|Mux2~7_combout ),
	.datad(\ALU|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~5 .lut_mask = 16'h5450;
defparam \ALU|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneii_lcell_comb \ALU|Mux2~6 (
// Equation(s):
// \ALU|Mux2~6_combout  = (\ALU|Mux0~0_combout  & (((!\ALU|Mux0~1_combout )))) # (!\ALU|Mux0~0_combout  & ((\ALU|Mux0~1_combout  & ((\ALU|Mux2~5_combout ))) # (!\ALU|Mux0~1_combout  & (\ALU|Add0~9_combout ))))

	.dataa(\ALU|Mux0~0_combout ),
	.datab(\ALU|Add0~9_combout ),
	.datac(\ALU|Mux2~5_combout ),
	.datad(\ALU|Mux0~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~6 .lut_mask = 16'h50EE;
defparam \ALU|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneii_lcell_comb \ALU|Mux2 (
// Equation(s):
// \ALU|Mux2~combout  = (\ALU|Mux0~2_combout  & ((\ALU|Mux2~6_combout  & ((\ALU|reg_alu~1_combout ))) # (!\ALU|Mux2~6_combout  & (\ALU|ShiftLeft0~7_combout )))) # (!\ALU|Mux0~2_combout  & (((\ALU|Mux2~6_combout ))))

	.dataa(\ALU|ShiftLeft0~7_combout ),
	.datab(\ALU|reg_alu~1_combout ),
	.datac(\ALU|Mux0~2_combout ),
	.datad(\ALU|Mux2~6_combout ),
	.cin(gnd),
	.combout(\ALU|Mux2~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2 .lut_mask = 16'hCFA0;
defparam \ALU|Mux2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneii_lcell_comb \ALU|reg_alu[2] (
// Equation(s):
// \ALU|reg_alu [2] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux2~combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [2]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [2]),
	.datac(\ALU|Mux2~combout ),
	.datad(\ALU|Mux16~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\ALU|reg_alu [2]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[2] .lut_mask = 16'hF0CC;
defparam \ALU|reg_alu[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
cycloneii_lcell_comb \ALU|reg_alu~2 (
// Equation(s):
// \ALU|reg_alu~2_combout  = (\MUX|buswires [3] & \A|reg_a [3])

	.dataa(vcc),
	.datab(\MUX|buswires [3]),
	.datac(vcc),
	.datad(\A|reg_a [3]),
	.cin(gnd),
	.combout(\ALU|reg_alu~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu~2 .lut_mask = 16'hCC00;
defparam \ALU|reg_alu~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N4
cycloneii_lcell_comb \ALU|ShiftRight0~18 (
// Equation(s):
// \ALU|ShiftRight0~18_combout  = (\MUX|buswires [0] & (\A|reg_a [6])) # (!\MUX|buswires [0] & ((\A|reg_a [5])))

	.dataa(vcc),
	.datab(\MUX|buswires [0]),
	.datac(\A|reg_a [6]),
	.datad(\A|reg_a [5]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~18 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N24
cycloneii_lcell_comb \ALU|ShiftRight0~20 (
// Equation(s):
// \ALU|ShiftRight0~20_combout  = (\MUX|buswires [0] & (\A|reg_a [4])) # (!\MUX|buswires [0] & ((\A|reg_a [3])))

	.dataa(vcc),
	.datab(\MUX|buswires [0]),
	.datac(\A|reg_a [4]),
	.datad(\A|reg_a [3]),
	.cin(gnd),
	.combout(\ALU|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|ShiftRight0~20 .lut_mask = 16'hF3C0;
defparam \ALU|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N22
cycloneii_lcell_comb \ALU|Mux2~3 (
// Equation(s):
// \ALU|Mux2~3_combout  = (\MUX|buswires [3]) # ((\MUX|buswires [1] & !\MUX|buswires [2]))

	.dataa(vcc),
	.datab(\MUX|buswires [1]),
	.datac(\MUX|buswires [2]),
	.datad(\MUX|buswires [3]),
	.cin(gnd),
	.combout(\ALU|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux2~3 .lut_mask = 16'hFF0C;
defparam \ALU|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N8
cycloneii_lcell_comb \ALU|Mux3~0 (
// Equation(s):
// \ALU|Mux3~0_combout  = (\ALU|Mux2~3_combout  & (\ALU|ShiftRight0~18_combout )) # (!\ALU|Mux2~3_combout  & ((\ALU|ShiftRight0~20_combout )))

	.dataa(vcc),
	.datab(\ALU|ShiftRight0~18_combout ),
	.datac(\ALU|ShiftRight0~20_combout ),
	.datad(\ALU|Mux2~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~0 .lut_mask = 16'hCCF0;
defparam \ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N22
cycloneii_lcell_comb \ALU|Mux3~1 (
// Equation(s):
// \ALU|Mux3~1_combout  = (\ALU|Mux2~3_combout  & ((\ALU|ShiftRight0~31_combout ))) # (!\ALU|Mux2~3_combout  & (\ALU|ShiftRight0~32_combout ))

	.dataa(\ALU|Mux2~3_combout ),
	.datab(vcc),
	.datac(\ALU|ShiftRight0~32_combout ),
	.datad(\ALU|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~1 .lut_mask = 16'hFA50;
defparam \ALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
cycloneii_lcell_comb \ALU|Mux3~2 (
// Equation(s):
// \ALU|Mux3~2_combout  = (!\ALU|ShiftLeft0~4_combout  & ((\ALU|Mux2~2_combout  & ((\ALU|Mux3~1_combout ))) # (!\ALU|Mux2~2_combout  & (\ALU|Mux3~0_combout ))))

	.dataa(\ALU|Mux2~2_combout ),
	.datab(\ALU|ShiftLeft0~4_combout ),
	.datac(\ALU|Mux3~0_combout ),
	.datad(\ALU|Mux3~1_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~2 .lut_mask = 16'h3210;
defparam \ALU|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
cycloneii_lcell_comb \ALU|Mux3~3 (
// Equation(s):
// \ALU|Mux3~3_combout  = (\ALU|Mux0~1_combout  & (((!\ALU|Mux0~0_combout  & \ALU|Mux3~2_combout )))) # (!\ALU|Mux0~1_combout  & ((\ALU|Add0~12_combout ) # ((\ALU|Mux0~0_combout ))))

	.dataa(\ALU|Mux0~1_combout ),
	.datab(\ALU|Add0~12_combout ),
	.datac(\ALU|Mux0~0_combout ),
	.datad(\ALU|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3~3 .lut_mask = 16'h5E54;
defparam \ALU|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
cycloneii_lcell_comb \ALU|Mux3 (
// Equation(s):
// \ALU|Mux3~combout  = (\ALU|Mux0~2_combout  & ((\ALU|Mux3~3_combout  & ((\ALU|reg_alu~2_combout ))) # (!\ALU|Mux3~3_combout  & (\ALU|ShiftLeft0~10_combout )))) # (!\ALU|Mux0~2_combout  & (((\ALU|Mux3~3_combout ))))

	.dataa(\ALU|ShiftLeft0~10_combout ),
	.datab(\ALU|reg_alu~2_combout ),
	.datac(\ALU|Mux0~2_combout ),
	.datad(\ALU|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ALU|Mux3~combout ),
	.cout());
// synopsys translate_off
defparam \ALU|Mux3 .lut_mask = 16'hCFA0;
defparam \ALU|Mux3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
cycloneii_lcell_comb \ALU|reg_alu[3] (
// Equation(s):
// \ALU|reg_alu [3] = (GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & ((\ALU|Mux3~combout ))) # (!GLOBAL(\ALU|Mux16~0clkctrl_outclk ) & (\ALU|reg_alu [3]))

	.dataa(vcc),
	.datab(\ALU|reg_alu [3]),
	.datac(\ALU|Mux16~0clkctrl_outclk ),
	.datad(\ALU|Mux3~combout ),
	.cin(gnd),
	.combout(\ALU|reg_alu [3]),
	.cout());
// synopsys translate_off
defparam \ALU|reg_alu[3] .lut_mask = 16'hFC0C;
defparam \ALU|reg_alu[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneii_lcell_comb \B|Mux0~0 (
// Equation(s):
// \B|Mux0~0_combout  = (!\ALU|reg_alu [1] & (!\ALU|reg_alu [2] & (!\ALU|reg_alu [0] & !\ALU|reg_alu [3])))

	.dataa(\ALU|reg_alu [1]),
	.datab(\ALU|reg_alu [2]),
	.datac(\ALU|reg_alu [0]),
	.datad(\ALU|reg_alu [3]),
	.cin(gnd),
	.combout(\B|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \B|Mux0~0 .lut_mask = 16'h0001;
defparam \B|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneii_lcell_comb \B|Mux0~4 (
// Equation(s):
// \B|Mux0~4_combout  = (\B|Mux0~3_combout  & (\B|Mux0~2_combout  & (\B|Mux0~1_combout  & \B|Mux0~0_combout )))

	.dataa(\B|Mux0~3_combout ),
	.datab(\B|Mux0~2_combout ),
	.datac(\B|Mux0~1_combout ),
	.datad(\B|Mux0~0_combout ),
	.cin(gnd),
	.combout(\B|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \B|Mux0~4 .lut_mask = 16'h8000;
defparam \B|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
cycloneii_lcell_comb \B|Mux0~5 (
// Equation(s):
// \B|Mux0~5_combout  = (!\Control_FSM|bope [1] & ((\B|Mux0~4_combout ) # (!\Control_FSM|bope [0])))

	.dataa(\Control_FSM|bope [1]),
	.datab(vcc),
	.datac(\Control_FSM|bope [0]),
	.datad(\B|Mux0~4_combout ),
	.cin(gnd),
	.combout(\B|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \B|Mux0~5 .lut_mask = 16'h5505;
defparam \B|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneii_lcell_comb \Control_FSM|Selector21~1 (
// Equation(s):
// \Control_FSM|Selector21~1_combout  = (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12] & (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15] & !\B|Mux0~5_combout ))) # 
// (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14] & (((!\B|Mux0~5_combout ) # (!\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [14]),
	.datab(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [12]),
	.datac(\MEM_INSTRUCAO|altsyncram_component|auto_generated|q_a [15]),
	.datad(\B|Mux0~5_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector21~1 .lut_mask = 16'h055D;
defparam \Control_FSM|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneii_lcell_comb \Control_FSM|Selector21~3 (
// Equation(s):
// \Control_FSM|Selector21~3_combout  = (\run~combout  & ((\Control_FSM|Selector21~0_combout ) # ((\Control_FSM|Selector21~2_combout  & \Control_FSM|Selector21~1_combout ))))

	.dataa(\run~combout ),
	.datab(\Control_FSM|Selector21~2_combout ),
	.datac(\Control_FSM|Selector21~0_combout ),
	.datad(\Control_FSM|Selector21~1_combout ),
	.cin(gnd),
	.combout(\Control_FSM|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|Selector21~3 .lut_mask = 16'hA8A0;
defparam \Control_FSM|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N16
cycloneii_lcell_comb \Control_FSM|done~feeder (
// Equation(s):
// \Control_FSM|done~feeder_combout  = \Control_FSM|Selector21~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Control_FSM|Selector21~3_combout ),
	.cin(gnd),
	.combout(\Control_FSM|done~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Control_FSM|done~feeder .lut_mask = 16'hFF00;
defparam \Control_FSM|done~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N17
cycloneii_lcell_ff \Control_FSM|done (
	.clk(\clock~clkctrl_outclk ),
	.datain(\Control_FSM|done~feeder_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\resetn~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Control_FSM|done~regout ));

// Location: LCCOMB_X53_Y32_N28
cycloneii_lcell_comb \R0|data_r~1 (
// Equation(s):
// \R0|data_r~1_combout  = (\MUX|buswires [1] & !\Control_FSM|mvt~regout )

	.dataa(vcc),
	.datab(\MUX|buswires [1]),
	.datac(vcc),
	.datad(\Control_FSM|mvt~regout ),
	.cin(gnd),
	.combout(\R0|data_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~1 .lut_mask = 16'h00CC;
defparam \R0|data_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y32_N3
cycloneii_lcell_ff \R0|data_r[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [1]));

// Location: LCCOMB_X54_Y32_N30
cycloneii_lcell_comb \R0|data_r~3 (
// Equation(s):
// \R0|data_r~3_combout  = (\MUX|buswires [3] & !\Control_FSM|mvt~regout )

	.dataa(\MUX|buswires [3]),
	.datab(vcc),
	.datac(\Control_FSM|mvt~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\R0|data_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~3 .lut_mask = 16'h0A0A;
defparam \R0|data_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X55_Y32_N5
cycloneii_lcell_ff \R0|data_r[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [3]));

// Location: LCFF_X51_Y33_N31
cycloneii_lcell_ff \R0|data_r[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [9]));

// Location: LCCOMB_X47_Y32_N0
cycloneii_lcell_comb \R0|data_r~10 (
// Equation(s):
// \R0|data_r~10_combout  = (\Control_FSM|mvt~regout  & (\MUX|buswires [2])) # (!\Control_FSM|mvt~regout  & ((\MUX|buswires [10])))

	.dataa(\MUX|buswires [2]),
	.datab(vcc),
	.datac(\Control_FSM|mvt~regout ),
	.datad(\MUX|buswires [10]),
	.cin(gnd),
	.combout(\R0|data_r~10_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~10 .lut_mask = 16'hAFA0;
defparam \R0|data_r~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y33_N29
cycloneii_lcell_ff \R0|data_r[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [10]));

// Location: LCFF_X51_Y33_N3
cycloneii_lcell_ff \R0|data_r[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [11]));

// Location: LCCOMB_X50_Y32_N8
cycloneii_lcell_comb \R0|data_r~13 (
// Equation(s):
// \R0|data_r~13_combout  = (\Control_FSM|mvt~regout  & ((\MUX|buswires [5]))) # (!\Control_FSM|mvt~regout  & (\MUX|buswires [13]))

	.dataa(vcc),
	.datab(\MUX|buswires [13]),
	.datac(\Control_FSM|mvt~regout ),
	.datad(\MUX|buswires [5]),
	.cin(gnd),
	.combout(\R0|data_r~13_combout ),
	.cout());
// synopsys translate_off
defparam \R0|data_r~13 .lut_mask = 16'hFC0C;
defparam \R0|data_r~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N31
cycloneii_lcell_ff \R0|data_r[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r0_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R0|data_r [13]));

// Location: LCFF_X54_Y32_N27
cycloneii_lcell_ff \R1|data_r[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [1]));

// Location: LCFF_X54_Y32_N11
cycloneii_lcell_ff \R1|data_r[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [3]));

// Location: LCFF_X51_Y33_N9
cycloneii_lcell_ff \R1|data_r[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [9]));

// Location: LCFF_X51_Y33_N7
cycloneii_lcell_ff \R1|data_r[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [10]));

// Location: LCFF_X51_Y33_N21
cycloneii_lcell_ff \R1|data_r[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [11]));

// Location: LCFF_X51_Y32_N7
cycloneii_lcell_ff \R1|data_r[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r1_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R1|data_r [13]));

// Location: LCFF_X54_Y32_N17
cycloneii_lcell_ff \R2|data_r[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [1]));

// Location: LCFF_X54_Y32_N31
cycloneii_lcell_ff \R2|data_r[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [3]));

// Location: LCFF_X54_Y31_N7
cycloneii_lcell_ff \R2|data_r[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [4]));

// Location: LCFF_X54_Y31_N13
cycloneii_lcell_ff \R2|data_r[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [7]));

// Location: LCFF_X47_Y32_N1
cycloneii_lcell_ff \R2|data_r[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [10]));

// Location: LCCOMB_X48_Y32_N6
cycloneii_lcell_comb \R2|data_r[11]~feeder (
// Equation(s):
// \R2|data_r[11]~feeder_combout  = \R0|data_r~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~11_combout ),
	.cin(gnd),
	.combout(\R2|data_r[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2|data_r[11]~feeder .lut_mask = 16'hFF00;
defparam \R2|data_r[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N7
cycloneii_lcell_ff \R2|data_r[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R2|data_r[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [11]));

// Location: LCFF_X49_Y32_N25
cycloneii_lcell_ff \R2|data_r[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [13]));

// Location: LCCOMB_X47_Y31_N26
cycloneii_lcell_comb \R2|data_r[14]~feeder (
// Equation(s):
// \R2|data_r[14]~feeder_combout  = \R0|data_r~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~14_combout ),
	.cin(gnd),
	.combout(\R2|data_r[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2|data_r[14]~feeder .lut_mask = 16'hFF00;
defparam \R2|data_r[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N27
cycloneii_lcell_ff \R2|data_r[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R2|data_r[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [14]));

// Location: LCCOMB_X48_Y32_N10
cycloneii_lcell_comb \R2|data_r[15]~feeder (
// Equation(s):
// \R2|data_r[15]~feeder_combout  = \R0|data_r~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~15_combout ),
	.cin(gnd),
	.combout(\R2|data_r[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R2|data_r[15]~feeder .lut_mask = 16'hFF00;
defparam \R2|data_r[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N11
cycloneii_lcell_ff \R2|data_r[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R2|data_r[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r2_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R2|data_r [15]));

// Location: LCCOMB_X53_Y32_N18
cycloneii_lcell_comb \R3|data_r[1]~feeder (
// Equation(s):
// \R3|data_r[1]~feeder_combout  = \R0|data_r~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~1_combout ),
	.cin(gnd),
	.combout(\R3|data_r[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|data_r[1]~feeder .lut_mask = 16'hFF00;
defparam \R3|data_r[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N19
cycloneii_lcell_ff \R3|data_r[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R3|data_r[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [1]));

// Location: LCFF_X53_Y32_N25
cycloneii_lcell_ff \R3|data_r[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [2]));

// Location: LCFF_X53_Y32_N11
cycloneii_lcell_ff \R3|data_r[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\R0|data_r~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [3]));

// Location: LCCOMB_X53_Y32_N20
cycloneii_lcell_comb \R3|data_r[4]~feeder (
// Equation(s):
// \R3|data_r[4]~feeder_combout  = \R0|data_r~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~4_combout ),
	.cin(gnd),
	.combout(\R3|data_r[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|data_r[4]~feeder .lut_mask = 16'hFF00;
defparam \R3|data_r[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y32_N21
cycloneii_lcell_ff \R3|data_r[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R3|data_r[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [4]));

// Location: LCCOMB_X47_Y32_N30
cycloneii_lcell_comb \R3|data_r[8]~feeder (
// Equation(s):
// \R3|data_r[8]~feeder_combout  = \R0|data_r~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~8_combout ),
	.cin(gnd),
	.combout(\R3|data_r[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|data_r[8]~feeder .lut_mask = 16'hFF00;
defparam \R3|data_r[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N31
cycloneii_lcell_ff \R3|data_r[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R3|data_r[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [8]));

// Location: LCCOMB_X47_Y32_N6
cycloneii_lcell_comb \R3|data_r[10]~feeder (
// Equation(s):
// \R3|data_r[10]~feeder_combout  = \R0|data_r~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\R0|data_r~10_combout ),
	.cin(gnd),
	.combout(\R3|data_r[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \R3|data_r[10]~feeder .lut_mask = 16'hFF00;
defparam \R3|data_r[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N7
cycloneii_lcell_ff \R3|data_r[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R3|data_r[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [10]));

// Location: LCFF_X50_Y32_N9
cycloneii_lcell_ff \R3|data_r[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [13]));

// Location: LCFF_X47_Y31_N7
cycloneii_lcell_ff \R3|data_r[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\R0|data_r~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Control_FSM|r3_in~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\R3|data_r [14]));

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \done~I (
	.datain(\Control_FSM|done~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(done));
// synopsys translate_off
defparam \done~I .input_async_reset = "none";
defparam \done~I .input_power_up = "low";
defparam \done~I .input_register_mode = "none";
defparam \done~I .input_sync_reset = "none";
defparam \done~I .oe_async_reset = "none";
defparam \done~I .oe_power_up = "low";
defparam \done~I .oe_register_mode = "none";
defparam \done~I .oe_sync_reset = "none";
defparam \done~I .operation_mode = "output";
defparam \done~I .output_async_reset = "none";
defparam \done~I .output_power_up = "low";
defparam \done~I .output_register_mode = "none";
defparam \done~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[0]~I (
	.datain(\R0|data_r [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[0]));
// synopsys translate_off
defparam \r0[0]~I .input_async_reset = "none";
defparam \r0[0]~I .input_power_up = "low";
defparam \r0[0]~I .input_register_mode = "none";
defparam \r0[0]~I .input_sync_reset = "none";
defparam \r0[0]~I .oe_async_reset = "none";
defparam \r0[0]~I .oe_power_up = "low";
defparam \r0[0]~I .oe_register_mode = "none";
defparam \r0[0]~I .oe_sync_reset = "none";
defparam \r0[0]~I .operation_mode = "output";
defparam \r0[0]~I .output_async_reset = "none";
defparam \r0[0]~I .output_power_up = "low";
defparam \r0[0]~I .output_register_mode = "none";
defparam \r0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[1]~I (
	.datain(\R0|data_r [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[1]));
// synopsys translate_off
defparam \r0[1]~I .input_async_reset = "none";
defparam \r0[1]~I .input_power_up = "low";
defparam \r0[1]~I .input_register_mode = "none";
defparam \r0[1]~I .input_sync_reset = "none";
defparam \r0[1]~I .oe_async_reset = "none";
defparam \r0[1]~I .oe_power_up = "low";
defparam \r0[1]~I .oe_register_mode = "none";
defparam \r0[1]~I .oe_sync_reset = "none";
defparam \r0[1]~I .operation_mode = "output";
defparam \r0[1]~I .output_async_reset = "none";
defparam \r0[1]~I .output_power_up = "low";
defparam \r0[1]~I .output_register_mode = "none";
defparam \r0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[2]~I (
	.datain(\R0|data_r [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[2]));
// synopsys translate_off
defparam \r0[2]~I .input_async_reset = "none";
defparam \r0[2]~I .input_power_up = "low";
defparam \r0[2]~I .input_register_mode = "none";
defparam \r0[2]~I .input_sync_reset = "none";
defparam \r0[2]~I .oe_async_reset = "none";
defparam \r0[2]~I .oe_power_up = "low";
defparam \r0[2]~I .oe_register_mode = "none";
defparam \r0[2]~I .oe_sync_reset = "none";
defparam \r0[2]~I .operation_mode = "output";
defparam \r0[2]~I .output_async_reset = "none";
defparam \r0[2]~I .output_power_up = "low";
defparam \r0[2]~I .output_register_mode = "none";
defparam \r0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[3]~I (
	.datain(\R0|data_r [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[3]));
// synopsys translate_off
defparam \r0[3]~I .input_async_reset = "none";
defparam \r0[3]~I .input_power_up = "low";
defparam \r0[3]~I .input_register_mode = "none";
defparam \r0[3]~I .input_sync_reset = "none";
defparam \r0[3]~I .oe_async_reset = "none";
defparam \r0[3]~I .oe_power_up = "low";
defparam \r0[3]~I .oe_register_mode = "none";
defparam \r0[3]~I .oe_sync_reset = "none";
defparam \r0[3]~I .operation_mode = "output";
defparam \r0[3]~I .output_async_reset = "none";
defparam \r0[3]~I .output_power_up = "low";
defparam \r0[3]~I .output_register_mode = "none";
defparam \r0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[4]~I (
	.datain(\R0|data_r [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[4]));
// synopsys translate_off
defparam \r0[4]~I .input_async_reset = "none";
defparam \r0[4]~I .input_power_up = "low";
defparam \r0[4]~I .input_register_mode = "none";
defparam \r0[4]~I .input_sync_reset = "none";
defparam \r0[4]~I .oe_async_reset = "none";
defparam \r0[4]~I .oe_power_up = "low";
defparam \r0[4]~I .oe_register_mode = "none";
defparam \r0[4]~I .oe_sync_reset = "none";
defparam \r0[4]~I .operation_mode = "output";
defparam \r0[4]~I .output_async_reset = "none";
defparam \r0[4]~I .output_power_up = "low";
defparam \r0[4]~I .output_register_mode = "none";
defparam \r0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[5]~I (
	.datain(\R0|data_r [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[5]));
// synopsys translate_off
defparam \r0[5]~I .input_async_reset = "none";
defparam \r0[5]~I .input_power_up = "low";
defparam \r0[5]~I .input_register_mode = "none";
defparam \r0[5]~I .input_sync_reset = "none";
defparam \r0[5]~I .oe_async_reset = "none";
defparam \r0[5]~I .oe_power_up = "low";
defparam \r0[5]~I .oe_register_mode = "none";
defparam \r0[5]~I .oe_sync_reset = "none";
defparam \r0[5]~I .operation_mode = "output";
defparam \r0[5]~I .output_async_reset = "none";
defparam \r0[5]~I .output_power_up = "low";
defparam \r0[5]~I .output_register_mode = "none";
defparam \r0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[6]~I (
	.datain(\R0|data_r [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[6]));
// synopsys translate_off
defparam \r0[6]~I .input_async_reset = "none";
defparam \r0[6]~I .input_power_up = "low";
defparam \r0[6]~I .input_register_mode = "none";
defparam \r0[6]~I .input_sync_reset = "none";
defparam \r0[6]~I .oe_async_reset = "none";
defparam \r0[6]~I .oe_power_up = "low";
defparam \r0[6]~I .oe_register_mode = "none";
defparam \r0[6]~I .oe_sync_reset = "none";
defparam \r0[6]~I .operation_mode = "output";
defparam \r0[6]~I .output_async_reset = "none";
defparam \r0[6]~I .output_power_up = "low";
defparam \r0[6]~I .output_register_mode = "none";
defparam \r0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[7]~I (
	.datain(\R0|data_r [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[7]));
// synopsys translate_off
defparam \r0[7]~I .input_async_reset = "none";
defparam \r0[7]~I .input_power_up = "low";
defparam \r0[7]~I .input_register_mode = "none";
defparam \r0[7]~I .input_sync_reset = "none";
defparam \r0[7]~I .oe_async_reset = "none";
defparam \r0[7]~I .oe_power_up = "low";
defparam \r0[7]~I .oe_register_mode = "none";
defparam \r0[7]~I .oe_sync_reset = "none";
defparam \r0[7]~I .operation_mode = "output";
defparam \r0[7]~I .output_async_reset = "none";
defparam \r0[7]~I .output_power_up = "low";
defparam \r0[7]~I .output_register_mode = "none";
defparam \r0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[8]~I (
	.datain(\R0|data_r [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[8]));
// synopsys translate_off
defparam \r0[8]~I .input_async_reset = "none";
defparam \r0[8]~I .input_power_up = "low";
defparam \r0[8]~I .input_register_mode = "none";
defparam \r0[8]~I .input_sync_reset = "none";
defparam \r0[8]~I .oe_async_reset = "none";
defparam \r0[8]~I .oe_power_up = "low";
defparam \r0[8]~I .oe_register_mode = "none";
defparam \r0[8]~I .oe_sync_reset = "none";
defparam \r0[8]~I .operation_mode = "output";
defparam \r0[8]~I .output_async_reset = "none";
defparam \r0[8]~I .output_power_up = "low";
defparam \r0[8]~I .output_register_mode = "none";
defparam \r0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[9]~I (
	.datain(\R0|data_r [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[9]));
// synopsys translate_off
defparam \r0[9]~I .input_async_reset = "none";
defparam \r0[9]~I .input_power_up = "low";
defparam \r0[9]~I .input_register_mode = "none";
defparam \r0[9]~I .input_sync_reset = "none";
defparam \r0[9]~I .oe_async_reset = "none";
defparam \r0[9]~I .oe_power_up = "low";
defparam \r0[9]~I .oe_register_mode = "none";
defparam \r0[9]~I .oe_sync_reset = "none";
defparam \r0[9]~I .operation_mode = "output";
defparam \r0[9]~I .output_async_reset = "none";
defparam \r0[9]~I .output_power_up = "low";
defparam \r0[9]~I .output_register_mode = "none";
defparam \r0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[10]~I (
	.datain(\R0|data_r [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[10]));
// synopsys translate_off
defparam \r0[10]~I .input_async_reset = "none";
defparam \r0[10]~I .input_power_up = "low";
defparam \r0[10]~I .input_register_mode = "none";
defparam \r0[10]~I .input_sync_reset = "none";
defparam \r0[10]~I .oe_async_reset = "none";
defparam \r0[10]~I .oe_power_up = "low";
defparam \r0[10]~I .oe_register_mode = "none";
defparam \r0[10]~I .oe_sync_reset = "none";
defparam \r0[10]~I .operation_mode = "output";
defparam \r0[10]~I .output_async_reset = "none";
defparam \r0[10]~I .output_power_up = "low";
defparam \r0[10]~I .output_register_mode = "none";
defparam \r0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[11]~I (
	.datain(\R0|data_r [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[11]));
// synopsys translate_off
defparam \r0[11]~I .input_async_reset = "none";
defparam \r0[11]~I .input_power_up = "low";
defparam \r0[11]~I .input_register_mode = "none";
defparam \r0[11]~I .input_sync_reset = "none";
defparam \r0[11]~I .oe_async_reset = "none";
defparam \r0[11]~I .oe_power_up = "low";
defparam \r0[11]~I .oe_register_mode = "none";
defparam \r0[11]~I .oe_sync_reset = "none";
defparam \r0[11]~I .operation_mode = "output";
defparam \r0[11]~I .output_async_reset = "none";
defparam \r0[11]~I .output_power_up = "low";
defparam \r0[11]~I .output_register_mode = "none";
defparam \r0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[12]~I (
	.datain(\R0|data_r [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[12]));
// synopsys translate_off
defparam \r0[12]~I .input_async_reset = "none";
defparam \r0[12]~I .input_power_up = "low";
defparam \r0[12]~I .input_register_mode = "none";
defparam \r0[12]~I .input_sync_reset = "none";
defparam \r0[12]~I .oe_async_reset = "none";
defparam \r0[12]~I .oe_power_up = "low";
defparam \r0[12]~I .oe_register_mode = "none";
defparam \r0[12]~I .oe_sync_reset = "none";
defparam \r0[12]~I .operation_mode = "output";
defparam \r0[12]~I .output_async_reset = "none";
defparam \r0[12]~I .output_power_up = "low";
defparam \r0[12]~I .output_register_mode = "none";
defparam \r0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[13]~I (
	.datain(\R0|data_r [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[13]));
// synopsys translate_off
defparam \r0[13]~I .input_async_reset = "none";
defparam \r0[13]~I .input_power_up = "low";
defparam \r0[13]~I .input_register_mode = "none";
defparam \r0[13]~I .input_sync_reset = "none";
defparam \r0[13]~I .oe_async_reset = "none";
defparam \r0[13]~I .oe_power_up = "low";
defparam \r0[13]~I .oe_register_mode = "none";
defparam \r0[13]~I .oe_sync_reset = "none";
defparam \r0[13]~I .operation_mode = "output";
defparam \r0[13]~I .output_async_reset = "none";
defparam \r0[13]~I .output_power_up = "low";
defparam \r0[13]~I .output_register_mode = "none";
defparam \r0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[14]~I (
	.datain(\R0|data_r [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[14]));
// synopsys translate_off
defparam \r0[14]~I .input_async_reset = "none";
defparam \r0[14]~I .input_power_up = "low";
defparam \r0[14]~I .input_register_mode = "none";
defparam \r0[14]~I .input_sync_reset = "none";
defparam \r0[14]~I .oe_async_reset = "none";
defparam \r0[14]~I .oe_power_up = "low";
defparam \r0[14]~I .oe_register_mode = "none";
defparam \r0[14]~I .oe_sync_reset = "none";
defparam \r0[14]~I .operation_mode = "output";
defparam \r0[14]~I .output_async_reset = "none";
defparam \r0[14]~I .output_power_up = "low";
defparam \r0[14]~I .output_register_mode = "none";
defparam \r0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r0[15]~I (
	.datain(\R0|data_r [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r0[15]));
// synopsys translate_off
defparam \r0[15]~I .input_async_reset = "none";
defparam \r0[15]~I .input_power_up = "low";
defparam \r0[15]~I .input_register_mode = "none";
defparam \r0[15]~I .input_sync_reset = "none";
defparam \r0[15]~I .oe_async_reset = "none";
defparam \r0[15]~I .oe_power_up = "low";
defparam \r0[15]~I .oe_register_mode = "none";
defparam \r0[15]~I .oe_sync_reset = "none";
defparam \r0[15]~I .operation_mode = "output";
defparam \r0[15]~I .output_async_reset = "none";
defparam \r0[15]~I .output_power_up = "low";
defparam \r0[15]~I .output_register_mode = "none";
defparam \r0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[0]~I (
	.datain(\R1|data_r [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[0]));
// synopsys translate_off
defparam \r1[0]~I .input_async_reset = "none";
defparam \r1[0]~I .input_power_up = "low";
defparam \r1[0]~I .input_register_mode = "none";
defparam \r1[0]~I .input_sync_reset = "none";
defparam \r1[0]~I .oe_async_reset = "none";
defparam \r1[0]~I .oe_power_up = "low";
defparam \r1[0]~I .oe_register_mode = "none";
defparam \r1[0]~I .oe_sync_reset = "none";
defparam \r1[0]~I .operation_mode = "output";
defparam \r1[0]~I .output_async_reset = "none";
defparam \r1[0]~I .output_power_up = "low";
defparam \r1[0]~I .output_register_mode = "none";
defparam \r1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[1]~I (
	.datain(\R1|data_r [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[1]));
// synopsys translate_off
defparam \r1[1]~I .input_async_reset = "none";
defparam \r1[1]~I .input_power_up = "low";
defparam \r1[1]~I .input_register_mode = "none";
defparam \r1[1]~I .input_sync_reset = "none";
defparam \r1[1]~I .oe_async_reset = "none";
defparam \r1[1]~I .oe_power_up = "low";
defparam \r1[1]~I .oe_register_mode = "none";
defparam \r1[1]~I .oe_sync_reset = "none";
defparam \r1[1]~I .operation_mode = "output";
defparam \r1[1]~I .output_async_reset = "none";
defparam \r1[1]~I .output_power_up = "low";
defparam \r1[1]~I .output_register_mode = "none";
defparam \r1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[2]~I (
	.datain(\R1|data_r [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[2]));
// synopsys translate_off
defparam \r1[2]~I .input_async_reset = "none";
defparam \r1[2]~I .input_power_up = "low";
defparam \r1[2]~I .input_register_mode = "none";
defparam \r1[2]~I .input_sync_reset = "none";
defparam \r1[2]~I .oe_async_reset = "none";
defparam \r1[2]~I .oe_power_up = "low";
defparam \r1[2]~I .oe_register_mode = "none";
defparam \r1[2]~I .oe_sync_reset = "none";
defparam \r1[2]~I .operation_mode = "output";
defparam \r1[2]~I .output_async_reset = "none";
defparam \r1[2]~I .output_power_up = "low";
defparam \r1[2]~I .output_register_mode = "none";
defparam \r1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[3]~I (
	.datain(\R1|data_r [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[3]));
// synopsys translate_off
defparam \r1[3]~I .input_async_reset = "none";
defparam \r1[3]~I .input_power_up = "low";
defparam \r1[3]~I .input_register_mode = "none";
defparam \r1[3]~I .input_sync_reset = "none";
defparam \r1[3]~I .oe_async_reset = "none";
defparam \r1[3]~I .oe_power_up = "low";
defparam \r1[3]~I .oe_register_mode = "none";
defparam \r1[3]~I .oe_sync_reset = "none";
defparam \r1[3]~I .operation_mode = "output";
defparam \r1[3]~I .output_async_reset = "none";
defparam \r1[3]~I .output_power_up = "low";
defparam \r1[3]~I .output_register_mode = "none";
defparam \r1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[4]~I (
	.datain(\R1|data_r [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[4]));
// synopsys translate_off
defparam \r1[4]~I .input_async_reset = "none";
defparam \r1[4]~I .input_power_up = "low";
defparam \r1[4]~I .input_register_mode = "none";
defparam \r1[4]~I .input_sync_reset = "none";
defparam \r1[4]~I .oe_async_reset = "none";
defparam \r1[4]~I .oe_power_up = "low";
defparam \r1[4]~I .oe_register_mode = "none";
defparam \r1[4]~I .oe_sync_reset = "none";
defparam \r1[4]~I .operation_mode = "output";
defparam \r1[4]~I .output_async_reset = "none";
defparam \r1[4]~I .output_power_up = "low";
defparam \r1[4]~I .output_register_mode = "none";
defparam \r1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[5]~I (
	.datain(\R1|data_r [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[5]));
// synopsys translate_off
defparam \r1[5]~I .input_async_reset = "none";
defparam \r1[5]~I .input_power_up = "low";
defparam \r1[5]~I .input_register_mode = "none";
defparam \r1[5]~I .input_sync_reset = "none";
defparam \r1[5]~I .oe_async_reset = "none";
defparam \r1[5]~I .oe_power_up = "low";
defparam \r1[5]~I .oe_register_mode = "none";
defparam \r1[5]~I .oe_sync_reset = "none";
defparam \r1[5]~I .operation_mode = "output";
defparam \r1[5]~I .output_async_reset = "none";
defparam \r1[5]~I .output_power_up = "low";
defparam \r1[5]~I .output_register_mode = "none";
defparam \r1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[6]~I (
	.datain(\R1|data_r [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[6]));
// synopsys translate_off
defparam \r1[6]~I .input_async_reset = "none";
defparam \r1[6]~I .input_power_up = "low";
defparam \r1[6]~I .input_register_mode = "none";
defparam \r1[6]~I .input_sync_reset = "none";
defparam \r1[6]~I .oe_async_reset = "none";
defparam \r1[6]~I .oe_power_up = "low";
defparam \r1[6]~I .oe_register_mode = "none";
defparam \r1[6]~I .oe_sync_reset = "none";
defparam \r1[6]~I .operation_mode = "output";
defparam \r1[6]~I .output_async_reset = "none";
defparam \r1[6]~I .output_power_up = "low";
defparam \r1[6]~I .output_register_mode = "none";
defparam \r1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[7]~I (
	.datain(\R1|data_r [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[7]));
// synopsys translate_off
defparam \r1[7]~I .input_async_reset = "none";
defparam \r1[7]~I .input_power_up = "low";
defparam \r1[7]~I .input_register_mode = "none";
defparam \r1[7]~I .input_sync_reset = "none";
defparam \r1[7]~I .oe_async_reset = "none";
defparam \r1[7]~I .oe_power_up = "low";
defparam \r1[7]~I .oe_register_mode = "none";
defparam \r1[7]~I .oe_sync_reset = "none";
defparam \r1[7]~I .operation_mode = "output";
defparam \r1[7]~I .output_async_reset = "none";
defparam \r1[7]~I .output_power_up = "low";
defparam \r1[7]~I .output_register_mode = "none";
defparam \r1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[8]~I (
	.datain(\R1|data_r [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[8]));
// synopsys translate_off
defparam \r1[8]~I .input_async_reset = "none";
defparam \r1[8]~I .input_power_up = "low";
defparam \r1[8]~I .input_register_mode = "none";
defparam \r1[8]~I .input_sync_reset = "none";
defparam \r1[8]~I .oe_async_reset = "none";
defparam \r1[8]~I .oe_power_up = "low";
defparam \r1[8]~I .oe_register_mode = "none";
defparam \r1[8]~I .oe_sync_reset = "none";
defparam \r1[8]~I .operation_mode = "output";
defparam \r1[8]~I .output_async_reset = "none";
defparam \r1[8]~I .output_power_up = "low";
defparam \r1[8]~I .output_register_mode = "none";
defparam \r1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[9]~I (
	.datain(\R1|data_r [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[9]));
// synopsys translate_off
defparam \r1[9]~I .input_async_reset = "none";
defparam \r1[9]~I .input_power_up = "low";
defparam \r1[9]~I .input_register_mode = "none";
defparam \r1[9]~I .input_sync_reset = "none";
defparam \r1[9]~I .oe_async_reset = "none";
defparam \r1[9]~I .oe_power_up = "low";
defparam \r1[9]~I .oe_register_mode = "none";
defparam \r1[9]~I .oe_sync_reset = "none";
defparam \r1[9]~I .operation_mode = "output";
defparam \r1[9]~I .output_async_reset = "none";
defparam \r1[9]~I .output_power_up = "low";
defparam \r1[9]~I .output_register_mode = "none";
defparam \r1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[10]~I (
	.datain(\R1|data_r [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[10]));
// synopsys translate_off
defparam \r1[10]~I .input_async_reset = "none";
defparam \r1[10]~I .input_power_up = "low";
defparam \r1[10]~I .input_register_mode = "none";
defparam \r1[10]~I .input_sync_reset = "none";
defparam \r1[10]~I .oe_async_reset = "none";
defparam \r1[10]~I .oe_power_up = "low";
defparam \r1[10]~I .oe_register_mode = "none";
defparam \r1[10]~I .oe_sync_reset = "none";
defparam \r1[10]~I .operation_mode = "output";
defparam \r1[10]~I .output_async_reset = "none";
defparam \r1[10]~I .output_power_up = "low";
defparam \r1[10]~I .output_register_mode = "none";
defparam \r1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[11]~I (
	.datain(\R1|data_r [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[11]));
// synopsys translate_off
defparam \r1[11]~I .input_async_reset = "none";
defparam \r1[11]~I .input_power_up = "low";
defparam \r1[11]~I .input_register_mode = "none";
defparam \r1[11]~I .input_sync_reset = "none";
defparam \r1[11]~I .oe_async_reset = "none";
defparam \r1[11]~I .oe_power_up = "low";
defparam \r1[11]~I .oe_register_mode = "none";
defparam \r1[11]~I .oe_sync_reset = "none";
defparam \r1[11]~I .operation_mode = "output";
defparam \r1[11]~I .output_async_reset = "none";
defparam \r1[11]~I .output_power_up = "low";
defparam \r1[11]~I .output_register_mode = "none";
defparam \r1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[12]~I (
	.datain(\R1|data_r [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[12]));
// synopsys translate_off
defparam \r1[12]~I .input_async_reset = "none";
defparam \r1[12]~I .input_power_up = "low";
defparam \r1[12]~I .input_register_mode = "none";
defparam \r1[12]~I .input_sync_reset = "none";
defparam \r1[12]~I .oe_async_reset = "none";
defparam \r1[12]~I .oe_power_up = "low";
defparam \r1[12]~I .oe_register_mode = "none";
defparam \r1[12]~I .oe_sync_reset = "none";
defparam \r1[12]~I .operation_mode = "output";
defparam \r1[12]~I .output_async_reset = "none";
defparam \r1[12]~I .output_power_up = "low";
defparam \r1[12]~I .output_register_mode = "none";
defparam \r1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[13]~I (
	.datain(\R1|data_r [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[13]));
// synopsys translate_off
defparam \r1[13]~I .input_async_reset = "none";
defparam \r1[13]~I .input_power_up = "low";
defparam \r1[13]~I .input_register_mode = "none";
defparam \r1[13]~I .input_sync_reset = "none";
defparam \r1[13]~I .oe_async_reset = "none";
defparam \r1[13]~I .oe_power_up = "low";
defparam \r1[13]~I .oe_register_mode = "none";
defparam \r1[13]~I .oe_sync_reset = "none";
defparam \r1[13]~I .operation_mode = "output";
defparam \r1[13]~I .output_async_reset = "none";
defparam \r1[13]~I .output_power_up = "low";
defparam \r1[13]~I .output_register_mode = "none";
defparam \r1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[14]~I (
	.datain(\R1|data_r [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[14]));
// synopsys translate_off
defparam \r1[14]~I .input_async_reset = "none";
defparam \r1[14]~I .input_power_up = "low";
defparam \r1[14]~I .input_register_mode = "none";
defparam \r1[14]~I .input_sync_reset = "none";
defparam \r1[14]~I .oe_async_reset = "none";
defparam \r1[14]~I .oe_power_up = "low";
defparam \r1[14]~I .oe_register_mode = "none";
defparam \r1[14]~I .oe_sync_reset = "none";
defparam \r1[14]~I .operation_mode = "output";
defparam \r1[14]~I .output_async_reset = "none";
defparam \r1[14]~I .output_power_up = "low";
defparam \r1[14]~I .output_register_mode = "none";
defparam \r1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[15]~I (
	.datain(\R1|data_r [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[15]));
// synopsys translate_off
defparam \r1[15]~I .input_async_reset = "none";
defparam \r1[15]~I .input_power_up = "low";
defparam \r1[15]~I .input_register_mode = "none";
defparam \r1[15]~I .input_sync_reset = "none";
defparam \r1[15]~I .oe_async_reset = "none";
defparam \r1[15]~I .oe_power_up = "low";
defparam \r1[15]~I .oe_register_mode = "none";
defparam \r1[15]~I .oe_sync_reset = "none";
defparam \r1[15]~I .operation_mode = "output";
defparam \r1[15]~I .output_async_reset = "none";
defparam \r1[15]~I .output_power_up = "low";
defparam \r1[15]~I .output_register_mode = "none";
defparam \r1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[0]~I (
	.datain(\R2|data_r [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[0]));
// synopsys translate_off
defparam \r2[0]~I .input_async_reset = "none";
defparam \r2[0]~I .input_power_up = "low";
defparam \r2[0]~I .input_register_mode = "none";
defparam \r2[0]~I .input_sync_reset = "none";
defparam \r2[0]~I .oe_async_reset = "none";
defparam \r2[0]~I .oe_power_up = "low";
defparam \r2[0]~I .oe_register_mode = "none";
defparam \r2[0]~I .oe_sync_reset = "none";
defparam \r2[0]~I .operation_mode = "output";
defparam \r2[0]~I .output_async_reset = "none";
defparam \r2[0]~I .output_power_up = "low";
defparam \r2[0]~I .output_register_mode = "none";
defparam \r2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[1]~I (
	.datain(\R2|data_r [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[1]));
// synopsys translate_off
defparam \r2[1]~I .input_async_reset = "none";
defparam \r2[1]~I .input_power_up = "low";
defparam \r2[1]~I .input_register_mode = "none";
defparam \r2[1]~I .input_sync_reset = "none";
defparam \r2[1]~I .oe_async_reset = "none";
defparam \r2[1]~I .oe_power_up = "low";
defparam \r2[1]~I .oe_register_mode = "none";
defparam \r2[1]~I .oe_sync_reset = "none";
defparam \r2[1]~I .operation_mode = "output";
defparam \r2[1]~I .output_async_reset = "none";
defparam \r2[1]~I .output_power_up = "low";
defparam \r2[1]~I .output_register_mode = "none";
defparam \r2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[2]~I (
	.datain(\R2|data_r [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[2]));
// synopsys translate_off
defparam \r2[2]~I .input_async_reset = "none";
defparam \r2[2]~I .input_power_up = "low";
defparam \r2[2]~I .input_register_mode = "none";
defparam \r2[2]~I .input_sync_reset = "none";
defparam \r2[2]~I .oe_async_reset = "none";
defparam \r2[2]~I .oe_power_up = "low";
defparam \r2[2]~I .oe_register_mode = "none";
defparam \r2[2]~I .oe_sync_reset = "none";
defparam \r2[2]~I .operation_mode = "output";
defparam \r2[2]~I .output_async_reset = "none";
defparam \r2[2]~I .output_power_up = "low";
defparam \r2[2]~I .output_register_mode = "none";
defparam \r2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[3]~I (
	.datain(\R2|data_r [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[3]));
// synopsys translate_off
defparam \r2[3]~I .input_async_reset = "none";
defparam \r2[3]~I .input_power_up = "low";
defparam \r2[3]~I .input_register_mode = "none";
defparam \r2[3]~I .input_sync_reset = "none";
defparam \r2[3]~I .oe_async_reset = "none";
defparam \r2[3]~I .oe_power_up = "low";
defparam \r2[3]~I .oe_register_mode = "none";
defparam \r2[3]~I .oe_sync_reset = "none";
defparam \r2[3]~I .operation_mode = "output";
defparam \r2[3]~I .output_async_reset = "none";
defparam \r2[3]~I .output_power_up = "low";
defparam \r2[3]~I .output_register_mode = "none";
defparam \r2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[4]~I (
	.datain(\R2|data_r [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[4]));
// synopsys translate_off
defparam \r2[4]~I .input_async_reset = "none";
defparam \r2[4]~I .input_power_up = "low";
defparam \r2[4]~I .input_register_mode = "none";
defparam \r2[4]~I .input_sync_reset = "none";
defparam \r2[4]~I .oe_async_reset = "none";
defparam \r2[4]~I .oe_power_up = "low";
defparam \r2[4]~I .oe_register_mode = "none";
defparam \r2[4]~I .oe_sync_reset = "none";
defparam \r2[4]~I .operation_mode = "output";
defparam \r2[4]~I .output_async_reset = "none";
defparam \r2[4]~I .output_power_up = "low";
defparam \r2[4]~I .output_register_mode = "none";
defparam \r2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[5]~I (
	.datain(\R2|data_r [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[5]));
// synopsys translate_off
defparam \r2[5]~I .input_async_reset = "none";
defparam \r2[5]~I .input_power_up = "low";
defparam \r2[5]~I .input_register_mode = "none";
defparam \r2[5]~I .input_sync_reset = "none";
defparam \r2[5]~I .oe_async_reset = "none";
defparam \r2[5]~I .oe_power_up = "low";
defparam \r2[5]~I .oe_register_mode = "none";
defparam \r2[5]~I .oe_sync_reset = "none";
defparam \r2[5]~I .operation_mode = "output";
defparam \r2[5]~I .output_async_reset = "none";
defparam \r2[5]~I .output_power_up = "low";
defparam \r2[5]~I .output_register_mode = "none";
defparam \r2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[6]~I (
	.datain(\R2|data_r [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[6]));
// synopsys translate_off
defparam \r2[6]~I .input_async_reset = "none";
defparam \r2[6]~I .input_power_up = "low";
defparam \r2[6]~I .input_register_mode = "none";
defparam \r2[6]~I .input_sync_reset = "none";
defparam \r2[6]~I .oe_async_reset = "none";
defparam \r2[6]~I .oe_power_up = "low";
defparam \r2[6]~I .oe_register_mode = "none";
defparam \r2[6]~I .oe_sync_reset = "none";
defparam \r2[6]~I .operation_mode = "output";
defparam \r2[6]~I .output_async_reset = "none";
defparam \r2[6]~I .output_power_up = "low";
defparam \r2[6]~I .output_register_mode = "none";
defparam \r2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[7]~I (
	.datain(\R2|data_r [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[7]));
// synopsys translate_off
defparam \r2[7]~I .input_async_reset = "none";
defparam \r2[7]~I .input_power_up = "low";
defparam \r2[7]~I .input_register_mode = "none";
defparam \r2[7]~I .input_sync_reset = "none";
defparam \r2[7]~I .oe_async_reset = "none";
defparam \r2[7]~I .oe_power_up = "low";
defparam \r2[7]~I .oe_register_mode = "none";
defparam \r2[7]~I .oe_sync_reset = "none";
defparam \r2[7]~I .operation_mode = "output";
defparam \r2[7]~I .output_async_reset = "none";
defparam \r2[7]~I .output_power_up = "low";
defparam \r2[7]~I .output_register_mode = "none";
defparam \r2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[8]~I (
	.datain(\R2|data_r [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[8]));
// synopsys translate_off
defparam \r2[8]~I .input_async_reset = "none";
defparam \r2[8]~I .input_power_up = "low";
defparam \r2[8]~I .input_register_mode = "none";
defparam \r2[8]~I .input_sync_reset = "none";
defparam \r2[8]~I .oe_async_reset = "none";
defparam \r2[8]~I .oe_power_up = "low";
defparam \r2[8]~I .oe_register_mode = "none";
defparam \r2[8]~I .oe_sync_reset = "none";
defparam \r2[8]~I .operation_mode = "output";
defparam \r2[8]~I .output_async_reset = "none";
defparam \r2[8]~I .output_power_up = "low";
defparam \r2[8]~I .output_register_mode = "none";
defparam \r2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[9]~I (
	.datain(\R2|data_r [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[9]));
// synopsys translate_off
defparam \r2[9]~I .input_async_reset = "none";
defparam \r2[9]~I .input_power_up = "low";
defparam \r2[9]~I .input_register_mode = "none";
defparam \r2[9]~I .input_sync_reset = "none";
defparam \r2[9]~I .oe_async_reset = "none";
defparam \r2[9]~I .oe_power_up = "low";
defparam \r2[9]~I .oe_register_mode = "none";
defparam \r2[9]~I .oe_sync_reset = "none";
defparam \r2[9]~I .operation_mode = "output";
defparam \r2[9]~I .output_async_reset = "none";
defparam \r2[9]~I .output_power_up = "low";
defparam \r2[9]~I .output_register_mode = "none";
defparam \r2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[10]~I (
	.datain(\R2|data_r [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[10]));
// synopsys translate_off
defparam \r2[10]~I .input_async_reset = "none";
defparam \r2[10]~I .input_power_up = "low";
defparam \r2[10]~I .input_register_mode = "none";
defparam \r2[10]~I .input_sync_reset = "none";
defparam \r2[10]~I .oe_async_reset = "none";
defparam \r2[10]~I .oe_power_up = "low";
defparam \r2[10]~I .oe_register_mode = "none";
defparam \r2[10]~I .oe_sync_reset = "none";
defparam \r2[10]~I .operation_mode = "output";
defparam \r2[10]~I .output_async_reset = "none";
defparam \r2[10]~I .output_power_up = "low";
defparam \r2[10]~I .output_register_mode = "none";
defparam \r2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[11]~I (
	.datain(\R2|data_r [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[11]));
// synopsys translate_off
defparam \r2[11]~I .input_async_reset = "none";
defparam \r2[11]~I .input_power_up = "low";
defparam \r2[11]~I .input_register_mode = "none";
defparam \r2[11]~I .input_sync_reset = "none";
defparam \r2[11]~I .oe_async_reset = "none";
defparam \r2[11]~I .oe_power_up = "low";
defparam \r2[11]~I .oe_register_mode = "none";
defparam \r2[11]~I .oe_sync_reset = "none";
defparam \r2[11]~I .operation_mode = "output";
defparam \r2[11]~I .output_async_reset = "none";
defparam \r2[11]~I .output_power_up = "low";
defparam \r2[11]~I .output_register_mode = "none";
defparam \r2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[12]~I (
	.datain(\R2|data_r [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[12]));
// synopsys translate_off
defparam \r2[12]~I .input_async_reset = "none";
defparam \r2[12]~I .input_power_up = "low";
defparam \r2[12]~I .input_register_mode = "none";
defparam \r2[12]~I .input_sync_reset = "none";
defparam \r2[12]~I .oe_async_reset = "none";
defparam \r2[12]~I .oe_power_up = "low";
defparam \r2[12]~I .oe_register_mode = "none";
defparam \r2[12]~I .oe_sync_reset = "none";
defparam \r2[12]~I .operation_mode = "output";
defparam \r2[12]~I .output_async_reset = "none";
defparam \r2[12]~I .output_power_up = "low";
defparam \r2[12]~I .output_register_mode = "none";
defparam \r2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[13]~I (
	.datain(\R2|data_r [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[13]));
// synopsys translate_off
defparam \r2[13]~I .input_async_reset = "none";
defparam \r2[13]~I .input_power_up = "low";
defparam \r2[13]~I .input_register_mode = "none";
defparam \r2[13]~I .input_sync_reset = "none";
defparam \r2[13]~I .oe_async_reset = "none";
defparam \r2[13]~I .oe_power_up = "low";
defparam \r2[13]~I .oe_register_mode = "none";
defparam \r2[13]~I .oe_sync_reset = "none";
defparam \r2[13]~I .operation_mode = "output";
defparam \r2[13]~I .output_async_reset = "none";
defparam \r2[13]~I .output_power_up = "low";
defparam \r2[13]~I .output_register_mode = "none";
defparam \r2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[14]~I (
	.datain(\R2|data_r [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[14]));
// synopsys translate_off
defparam \r2[14]~I .input_async_reset = "none";
defparam \r2[14]~I .input_power_up = "low";
defparam \r2[14]~I .input_register_mode = "none";
defparam \r2[14]~I .input_sync_reset = "none";
defparam \r2[14]~I .oe_async_reset = "none";
defparam \r2[14]~I .oe_power_up = "low";
defparam \r2[14]~I .oe_register_mode = "none";
defparam \r2[14]~I .oe_sync_reset = "none";
defparam \r2[14]~I .operation_mode = "output";
defparam \r2[14]~I .output_async_reset = "none";
defparam \r2[14]~I .output_power_up = "low";
defparam \r2[14]~I .output_register_mode = "none";
defparam \r2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[15]~I (
	.datain(\R2|data_r [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[15]));
// synopsys translate_off
defparam \r2[15]~I .input_async_reset = "none";
defparam \r2[15]~I .input_power_up = "low";
defparam \r2[15]~I .input_register_mode = "none";
defparam \r2[15]~I .input_sync_reset = "none";
defparam \r2[15]~I .oe_async_reset = "none";
defparam \r2[15]~I .oe_power_up = "low";
defparam \r2[15]~I .oe_register_mode = "none";
defparam \r2[15]~I .oe_sync_reset = "none";
defparam \r2[15]~I .operation_mode = "output";
defparam \r2[15]~I .output_async_reset = "none";
defparam \r2[15]~I .output_power_up = "low";
defparam \r2[15]~I .output_register_mode = "none";
defparam \r2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[0]~I (
	.datain(\R3|data_r [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[0]));
// synopsys translate_off
defparam \r3[0]~I .input_async_reset = "none";
defparam \r3[0]~I .input_power_up = "low";
defparam \r3[0]~I .input_register_mode = "none";
defparam \r3[0]~I .input_sync_reset = "none";
defparam \r3[0]~I .oe_async_reset = "none";
defparam \r3[0]~I .oe_power_up = "low";
defparam \r3[0]~I .oe_register_mode = "none";
defparam \r3[0]~I .oe_sync_reset = "none";
defparam \r3[0]~I .operation_mode = "output";
defparam \r3[0]~I .output_async_reset = "none";
defparam \r3[0]~I .output_power_up = "low";
defparam \r3[0]~I .output_register_mode = "none";
defparam \r3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[1]~I (
	.datain(\R3|data_r [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[1]));
// synopsys translate_off
defparam \r3[1]~I .input_async_reset = "none";
defparam \r3[1]~I .input_power_up = "low";
defparam \r3[1]~I .input_register_mode = "none";
defparam \r3[1]~I .input_sync_reset = "none";
defparam \r3[1]~I .oe_async_reset = "none";
defparam \r3[1]~I .oe_power_up = "low";
defparam \r3[1]~I .oe_register_mode = "none";
defparam \r3[1]~I .oe_sync_reset = "none";
defparam \r3[1]~I .operation_mode = "output";
defparam \r3[1]~I .output_async_reset = "none";
defparam \r3[1]~I .output_power_up = "low";
defparam \r3[1]~I .output_register_mode = "none";
defparam \r3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[2]~I (
	.datain(\R3|data_r [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[2]));
// synopsys translate_off
defparam \r3[2]~I .input_async_reset = "none";
defparam \r3[2]~I .input_power_up = "low";
defparam \r3[2]~I .input_register_mode = "none";
defparam \r3[2]~I .input_sync_reset = "none";
defparam \r3[2]~I .oe_async_reset = "none";
defparam \r3[2]~I .oe_power_up = "low";
defparam \r3[2]~I .oe_register_mode = "none";
defparam \r3[2]~I .oe_sync_reset = "none";
defparam \r3[2]~I .operation_mode = "output";
defparam \r3[2]~I .output_async_reset = "none";
defparam \r3[2]~I .output_power_up = "low";
defparam \r3[2]~I .output_register_mode = "none";
defparam \r3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[3]~I (
	.datain(\R3|data_r [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[3]));
// synopsys translate_off
defparam \r3[3]~I .input_async_reset = "none";
defparam \r3[3]~I .input_power_up = "low";
defparam \r3[3]~I .input_register_mode = "none";
defparam \r3[3]~I .input_sync_reset = "none";
defparam \r3[3]~I .oe_async_reset = "none";
defparam \r3[3]~I .oe_power_up = "low";
defparam \r3[3]~I .oe_register_mode = "none";
defparam \r3[3]~I .oe_sync_reset = "none";
defparam \r3[3]~I .operation_mode = "output";
defparam \r3[3]~I .output_async_reset = "none";
defparam \r3[3]~I .output_power_up = "low";
defparam \r3[3]~I .output_register_mode = "none";
defparam \r3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[4]~I (
	.datain(\R3|data_r [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[4]));
// synopsys translate_off
defparam \r3[4]~I .input_async_reset = "none";
defparam \r3[4]~I .input_power_up = "low";
defparam \r3[4]~I .input_register_mode = "none";
defparam \r3[4]~I .input_sync_reset = "none";
defparam \r3[4]~I .oe_async_reset = "none";
defparam \r3[4]~I .oe_power_up = "low";
defparam \r3[4]~I .oe_register_mode = "none";
defparam \r3[4]~I .oe_sync_reset = "none";
defparam \r3[4]~I .operation_mode = "output";
defparam \r3[4]~I .output_async_reset = "none";
defparam \r3[4]~I .output_power_up = "low";
defparam \r3[4]~I .output_register_mode = "none";
defparam \r3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[5]~I (
	.datain(\R3|data_r [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[5]));
// synopsys translate_off
defparam \r3[5]~I .input_async_reset = "none";
defparam \r3[5]~I .input_power_up = "low";
defparam \r3[5]~I .input_register_mode = "none";
defparam \r3[5]~I .input_sync_reset = "none";
defparam \r3[5]~I .oe_async_reset = "none";
defparam \r3[5]~I .oe_power_up = "low";
defparam \r3[5]~I .oe_register_mode = "none";
defparam \r3[5]~I .oe_sync_reset = "none";
defparam \r3[5]~I .operation_mode = "output";
defparam \r3[5]~I .output_async_reset = "none";
defparam \r3[5]~I .output_power_up = "low";
defparam \r3[5]~I .output_register_mode = "none";
defparam \r3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[6]~I (
	.datain(\R3|data_r [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[6]));
// synopsys translate_off
defparam \r3[6]~I .input_async_reset = "none";
defparam \r3[6]~I .input_power_up = "low";
defparam \r3[6]~I .input_register_mode = "none";
defparam \r3[6]~I .input_sync_reset = "none";
defparam \r3[6]~I .oe_async_reset = "none";
defparam \r3[6]~I .oe_power_up = "low";
defparam \r3[6]~I .oe_register_mode = "none";
defparam \r3[6]~I .oe_sync_reset = "none";
defparam \r3[6]~I .operation_mode = "output";
defparam \r3[6]~I .output_async_reset = "none";
defparam \r3[6]~I .output_power_up = "low";
defparam \r3[6]~I .output_register_mode = "none";
defparam \r3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[7]~I (
	.datain(\R3|data_r [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[7]));
// synopsys translate_off
defparam \r3[7]~I .input_async_reset = "none";
defparam \r3[7]~I .input_power_up = "low";
defparam \r3[7]~I .input_register_mode = "none";
defparam \r3[7]~I .input_sync_reset = "none";
defparam \r3[7]~I .oe_async_reset = "none";
defparam \r3[7]~I .oe_power_up = "low";
defparam \r3[7]~I .oe_register_mode = "none";
defparam \r3[7]~I .oe_sync_reset = "none";
defparam \r3[7]~I .operation_mode = "output";
defparam \r3[7]~I .output_async_reset = "none";
defparam \r3[7]~I .output_power_up = "low";
defparam \r3[7]~I .output_register_mode = "none";
defparam \r3[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[8]~I (
	.datain(\R3|data_r [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[8]));
// synopsys translate_off
defparam \r3[8]~I .input_async_reset = "none";
defparam \r3[8]~I .input_power_up = "low";
defparam \r3[8]~I .input_register_mode = "none";
defparam \r3[8]~I .input_sync_reset = "none";
defparam \r3[8]~I .oe_async_reset = "none";
defparam \r3[8]~I .oe_power_up = "low";
defparam \r3[8]~I .oe_register_mode = "none";
defparam \r3[8]~I .oe_sync_reset = "none";
defparam \r3[8]~I .operation_mode = "output";
defparam \r3[8]~I .output_async_reset = "none";
defparam \r3[8]~I .output_power_up = "low";
defparam \r3[8]~I .output_register_mode = "none";
defparam \r3[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[9]~I (
	.datain(\R3|data_r [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[9]));
// synopsys translate_off
defparam \r3[9]~I .input_async_reset = "none";
defparam \r3[9]~I .input_power_up = "low";
defparam \r3[9]~I .input_register_mode = "none";
defparam \r3[9]~I .input_sync_reset = "none";
defparam \r3[9]~I .oe_async_reset = "none";
defparam \r3[9]~I .oe_power_up = "low";
defparam \r3[9]~I .oe_register_mode = "none";
defparam \r3[9]~I .oe_sync_reset = "none";
defparam \r3[9]~I .operation_mode = "output";
defparam \r3[9]~I .output_async_reset = "none";
defparam \r3[9]~I .output_power_up = "low";
defparam \r3[9]~I .output_register_mode = "none";
defparam \r3[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[10]~I (
	.datain(\R3|data_r [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[10]));
// synopsys translate_off
defparam \r3[10]~I .input_async_reset = "none";
defparam \r3[10]~I .input_power_up = "low";
defparam \r3[10]~I .input_register_mode = "none";
defparam \r3[10]~I .input_sync_reset = "none";
defparam \r3[10]~I .oe_async_reset = "none";
defparam \r3[10]~I .oe_power_up = "low";
defparam \r3[10]~I .oe_register_mode = "none";
defparam \r3[10]~I .oe_sync_reset = "none";
defparam \r3[10]~I .operation_mode = "output";
defparam \r3[10]~I .output_async_reset = "none";
defparam \r3[10]~I .output_power_up = "low";
defparam \r3[10]~I .output_register_mode = "none";
defparam \r3[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[11]~I (
	.datain(\R3|data_r [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[11]));
// synopsys translate_off
defparam \r3[11]~I .input_async_reset = "none";
defparam \r3[11]~I .input_power_up = "low";
defparam \r3[11]~I .input_register_mode = "none";
defparam \r3[11]~I .input_sync_reset = "none";
defparam \r3[11]~I .oe_async_reset = "none";
defparam \r3[11]~I .oe_power_up = "low";
defparam \r3[11]~I .oe_register_mode = "none";
defparam \r3[11]~I .oe_sync_reset = "none";
defparam \r3[11]~I .operation_mode = "output";
defparam \r3[11]~I .output_async_reset = "none";
defparam \r3[11]~I .output_power_up = "low";
defparam \r3[11]~I .output_register_mode = "none";
defparam \r3[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[12]~I (
	.datain(\R3|data_r [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[12]));
// synopsys translate_off
defparam \r3[12]~I .input_async_reset = "none";
defparam \r3[12]~I .input_power_up = "low";
defparam \r3[12]~I .input_register_mode = "none";
defparam \r3[12]~I .input_sync_reset = "none";
defparam \r3[12]~I .oe_async_reset = "none";
defparam \r3[12]~I .oe_power_up = "low";
defparam \r3[12]~I .oe_register_mode = "none";
defparam \r3[12]~I .oe_sync_reset = "none";
defparam \r3[12]~I .operation_mode = "output";
defparam \r3[12]~I .output_async_reset = "none";
defparam \r3[12]~I .output_power_up = "low";
defparam \r3[12]~I .output_register_mode = "none";
defparam \r3[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[13]~I (
	.datain(\R3|data_r [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[13]));
// synopsys translate_off
defparam \r3[13]~I .input_async_reset = "none";
defparam \r3[13]~I .input_power_up = "low";
defparam \r3[13]~I .input_register_mode = "none";
defparam \r3[13]~I .input_sync_reset = "none";
defparam \r3[13]~I .oe_async_reset = "none";
defparam \r3[13]~I .oe_power_up = "low";
defparam \r3[13]~I .oe_register_mode = "none";
defparam \r3[13]~I .oe_sync_reset = "none";
defparam \r3[13]~I .operation_mode = "output";
defparam \r3[13]~I .output_async_reset = "none";
defparam \r3[13]~I .output_power_up = "low";
defparam \r3[13]~I .output_register_mode = "none";
defparam \r3[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[14]~I (
	.datain(\R3|data_r [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[14]));
// synopsys translate_off
defparam \r3[14]~I .input_async_reset = "none";
defparam \r3[14]~I .input_power_up = "low";
defparam \r3[14]~I .input_register_mode = "none";
defparam \r3[14]~I .input_sync_reset = "none";
defparam \r3[14]~I .oe_async_reset = "none";
defparam \r3[14]~I .oe_power_up = "low";
defparam \r3[14]~I .oe_register_mode = "none";
defparam \r3[14]~I .oe_sync_reset = "none";
defparam \r3[14]~I .operation_mode = "output";
defparam \r3[14]~I .output_async_reset = "none";
defparam \r3[14]~I .output_power_up = "low";
defparam \r3[14]~I .output_register_mode = "none";
defparam \r3[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r3[15]~I (
	.datain(\R3|data_r [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r3[15]));
// synopsys translate_off
defparam \r3[15]~I .input_async_reset = "none";
defparam \r3[15]~I .input_power_up = "low";
defparam \r3[15]~I .input_register_mode = "none";
defparam \r3[15]~I .input_sync_reset = "none";
defparam \r3[15]~I .oe_async_reset = "none";
defparam \r3[15]~I .oe_power_up = "low";
defparam \r3[15]~I .oe_register_mode = "none";
defparam \r3[15]~I .oe_sync_reset = "none";
defparam \r3[15]~I .operation_mode = "output";
defparam \r3[15]~I .output_async_reset = "none";
defparam \r3[15]~I .output_power_up = "low";
defparam \r3[15]~I .output_register_mode = "none";
defparam \r3[15]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
