Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.1/bin/unwrapped/win64.o/xelab.exe -wto 17b078da026c44ada7b58d5d41c1d178 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Test_famicom_behav xil_defaultlib.Test_famicom xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:62]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 20 for port dina [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:64]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:70]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:71]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 20 for port dina [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:79]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:80]
WARNING: [VRFC 10-278] actual bit length 24 differs from formal bit length 20 for port dina [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:82]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:90]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port wea [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:296]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:297]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 3 for port addra [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:298]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 20 for port dina [C:/Users/kenta/Desktop/module0712/module0712.srcs/sources_1/new/famicom.v:299]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_4
Compiling module xil_defaultlib.tenMSecCounter
Compiling module xil_defaultlib.sequencer
Compiling module xil_defaultlib.noiseGenerator
Compiling module xil_defaultlib.LFSR
Compiling module xil_defaultlib.squarewave
Compiling module xil_defaultlib.traianglewave_state
Compiling module xil_defaultlib.mixer
Compiling module xil_defaultlib.pwm_default
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_3
Compiling module xil_defaultlib.coin
Compiling module xil_defaultlib.soundEffectCtrl
Compiling module xil_defaultlib.famicom
Compiling module xil_defaultlib.Test_famicom
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_famicom_behav
