[02/02 16:43:47      0s] 
[02/02 16:43:47      0s] Cadence Innovus(TM) Implementation System.
[02/02 16:43:47      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/02 16:43:47      0s] 
[02/02 16:43:47      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[02/02 16:43:47      0s] Options:	
[02/02 16:43:47      0s] Date:		Tue Feb  2 16:43:47 2021
[02/02 16:43:47      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB)
[02/02 16:43:47      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[02/02 16:43:47      0s] 
[02/02 16:43:47      0s] License:
[02/02 16:43:48      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[02/02 16:43:48      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[02/02 16:48:19     22s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[02/02 16:48:19     22s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[02/02 16:48:19     22s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[02/02 16:48:19     22s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[02/02 16:48:19     22s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[02/02 16:48:19     22s] @(#)CDS: CPE v17.11-s095
[02/02 16:48:19     22s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[02/02 16:48:19     22s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[02/02 16:48:19     22s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/02 16:48:19     22s] @(#)CDS: RCDB 11.10
[02/02 16:48:19     22s] --- Running on localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (1core*2cpus*Westmere E56xx/L56xx/X56xx (Nehalem-C) 4096KB) ---
[02/02 16:48:20     22s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd.

[02/02 16:48:20     22s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[02/02 16:48:35     23s] 
[02/02 16:48:35     23s] **INFO:  MMMC transition support version v31-84 
[02/02 16:48:35     23s] 
[02/02 16:48:35     23s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/02 16:48:35     23s] <CMD> suppressMessage ENCEXT-2799
[02/02 16:48:40     23s] <CMD> getDrawView
[02/02 16:48:40     23s] <CMD> loadWorkspace -name Physical
[02/02 16:48:41     23s] <CMD> win
[02/02 16:49:16     24s] <CMD> encMessage warning 0
[02/02 16:49:16     24s] Suppress "**WARN ..." messages.
[02/02 16:49:16     24s] <CMD> encMessage debug 0
[02/02 16:49:16     24s] <CMD> encMessage info 0
[02/02 16:49:22     25s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/02 16:49:24     25s] Loading view definition file from /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_HOLDFIX.enc.dat/viewDefinition.tcl
[02/02 16:49:25     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:25     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:25     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:25     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:25     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:25     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:25     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:25     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:25     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:25     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:25     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:25     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:26     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:26     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:26     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:26     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:27     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:27     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:27     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:27     25s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. (File /software/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
[02/02 16:49:50     27s] *** End library_loading (cpu=0.04min, real=0.43min, mem=28.9M, fe_cpu=0.46min, fe_real=6.05min, fe_mem=530.1M) ***
[02/02 16:49:55     28s] *** Netlist is unique.
[02/02 16:49:57     28s] Loading preference file /home/isa30/Desktop/Lab_3/RISCV_ENHANCED_v5/innovus/RISCV_HOLDFIX.enc.dat/gui.pref.tcl ...
[02/02 16:49:58     28s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/02 16:50:22     30s] **WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
[02/02 16:50:53     31s] <CMD> setDrawView place
[02/02 16:51:49     33s] <CMD> getFillerMode -quiet
[02/02 16:53:07     35s] <CMD> deleteFiller -cell LOGIC1_X1 LOGIC0_X1 FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1
[02/02 16:53:07     35s] Deleted 0 physical inst  (cell LOGIC1_X1 / prefix -).
[02/02 16:53:07     35s] Deleted 0 physical inst  (cell LOGIC0_X1 / prefix -).
[02/02 16:53:07     35s] Deleted 1862 physical insts (cell FILLCELL_X8 / prefix -).
[02/02 16:53:07     35s] Deleted 3246 physical insts (cell FILLCELL_X4 / prefix -).
[02/02 16:53:07     35s] Deleted 17 physical insts (cell FILLCELL_X32 / prefix -).
[02/02 16:53:07     35s] Deleted 39 physical insts (cell FILLCELL_X2 / prefix -).
[02/02 16:53:07     35s] Deleted 170 physical insts (cell FILLCELL_X16 / prefix -).
[02/02 16:53:07     35s] Deleted 9104 physical insts (cell FILLCELL_X1 / prefix -).
[02/02 16:53:07     35s] Total physical insts deleted = 14438.
[02/02 16:53:32     36s] <CMD> getFillerMode -quiet
[02/02 16:53:41     37s] <CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
[02/02 16:53:41     37s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[02/02 16:53:41     37s] Type 'man IMPSP-5217' for more detail.
[02/02 16:53:42     37s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/02 16:53:42     37s] Estimated cell power/ground rail width = 0.197 um
[02/02 16:53:42     37s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/02 16:53:44     37s]   Signal wire search tree: 136429 elements. (cpu=0:00:00.1, mem=0.0M)
[02/02 16:54:04     38s] For 14438 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[02/02 16:54:04     38s] *INFO: Adding fillers to top-module.
[02/02 16:54:04     38s] *INFO:   Added 17 filler insts (cell FILLCELL_X32 / prefix FILLER).
[02/02 16:54:04     38s] *INFO:   Added 170 filler insts (cell FILLCELL_X16 / prefix FILLER).
[02/02 16:54:04     38s] *INFO:   Added 1862 filler insts (cell FILLCELL_X8 / prefix FILLER).
[02/02 16:54:04     38s] *INFO:   Added 3246 filler insts (cell FILLCELL_X4 / prefix FILLER).
[02/02 16:54:04     38s] *INFO:   Added 39 filler insts (cell FILLCELL_X2 / prefix FILLER).
[02/02 16:54:04     38s] *INFO:   Added 9104 filler insts (cell FILLCELL_X1 / prefix FILLER).
[02/02 16:54:04     38s] *INFO: Total 14438 filler insts added - prefix FILLER (CPU: 0:00:01.8).
[02/02 16:54:04     38s] For 0 new insts, *** Applied 0 GNC rules.
[02/02 16:54:51     40s] <CMD> gui_select -rect {22.844 199.701 230.311 196.829}
[02/02 16:55:40     42s] <CMD> selectMarker 38.8200 93.8000 59.4100 125.2900 -1 3 7
[02/02 16:55:47     42s] <CMD> deselectAll
[02/02 16:55:47     42s] <CMD> selectMarker 9.4850 5.6700 164.9350 163.8700 -1 3 7
[02/02 16:55:59     42s] <CMD> deselectAll
[02/02 16:56:16     43s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/02 16:56:21     43s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/02 16:56:21     43s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[02/02 16:56:21     43s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[02/02 16:56:21     43s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[02/02 16:56:21     43s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[02/02 16:56:21     43s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[02/02 16:56:21     43s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[02/02 16:56:21     43s] Running Native NanoRoute ...
[02/02 16:56:21     43s] <CMD> routeDesign -globalDetail
[02/02 16:56:21     43s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 872.78 (MB), peak = 872.78 (MB)
[02/02 16:56:21     43s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[02/02 16:56:21     43s] #**INFO: setDesignMode -flowEffort standard
[02/02 16:56:21     43s] #**INFO: mulit-cut via swapping is disabled by user.
[02/02 16:56:21     43s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[02/02 16:56:21     43s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[02/02 16:56:21     43s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[02/02 16:56:21     43s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/02 16:56:21     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/02 16:56:22     43s] Begin checking placement ... (start mem=1004.8M, init mem=1004.8M)
[02/02 16:56:23     43s] *info: Placed = 20990         
[02/02 16:56:23     43s] *info: Unplaced = 0           
[02/02 16:56:23     43s] Placement Density:100.00%(25533/25533)
[02/02 16:56:23     43s] Placement Density (including fixed std cells):100.00%(25533/25533)
[02/02 16:56:23     43s] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.2; mem=1004.8M)
[02/02 16:56:23     43s] #**INFO: honoring user setting for routeWithTimingDriven set to false
[02/02 16:56:23     43s] #**INFO: honoring user setting for routeWithSiDriven set to false
[02/02 16:56:24     43s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[02/02 16:56:24     43s] 
[02/02 16:56:24     43s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/02 16:56:24     43s] *** Changed status on (0) nets in Clock.
[02/02 16:56:24     43s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1004.8M) ***
[02/02 16:56:24     43s] 
[02/02 16:56:24     43s] globalDetailRoute
[02/02 16:56:24     43s] 
[02/02 16:56:24     43s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[02/02 16:56:24     43s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[02/02 16:56:24     43s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[02/02 16:56:24     43s] #setNanoRouteMode -routeWithSiDriven false
[02/02 16:56:24     43s] #setNanoRouteMode -routeWithTimingDriven false
[02/02 16:56:24     43s] #Start globalDetailRoute on Tue Feb  2 16:56:24 2021
[02/02 16:56:24     43s] #
[02/02 16:56:24     43s] #Warning: design is detail-routed. Trial route is skipped!
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[31] of net instruction_ID_in[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[30] of net instruction_ID_in[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[29] of net instruction_ID_in[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[28] of net instruction_ID_in[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[27] of net instruction_ID_in[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[26] of net instruction_ID_in[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[25] of net instruction_ID_in[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[24] of net instruction_ID_in[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[23] of net instruction_ID_in[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[22] of net instruction_ID_in[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[21] of net instruction_ID_in[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[20] of net instruction_ID_in[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[19] of net instruction_ID_in[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:27     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[18] of net instruction_ID_in[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:28     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[17] of net instruction_ID_in[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:28     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[16] of net instruction_ID_in[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:28     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[15] of net instruction_ID_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:28     44s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[14] of net instruction_ID_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 16:56:28     44s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[02/02 16:56:28     44s] #To increase the message display limit, refer to the product command reference manual.
[02/02 16:56:29     44s] ### Net info: total nets: 7088
[02/02 16:56:29     44s] ### Net info: dirty nets: 0
[02/02 16:56:29     44s] ### Net info: marked as disconnected nets: 0
[02/02 16:56:34     44s] ### Net info: fully routed nets: 6957
[02/02 16:56:34     44s] ### Net info: trivial (single pin) nets: 0
[02/02 16:56:34     44s] ### Net info: unrouted nets: 78
[02/02 16:56:34     44s] ### Net info: re-extraction nets: 53
[02/02 16:56:34     44s] ### Net info: ignored nets: 0
[02/02 16:56:34     44s] ### Net info: skip routing nets: 0
[02/02 16:56:34     44s] ### import route signature (0) = 1253178772
[02/02 16:56:35     44s] #WARNING (NRIG-100) Ignoring auto generated timing constraints when routeWithTimingDriven set to false.
[02/02 16:56:35     44s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[02/02 16:56:35     44s] #RTESIG:78da8d90c10ac23010443dfb154bf45041eb4e9a98e62a785511f55a2ac45a28169af4ff
[02/02 16:56:35     44s] #       2d7aadc6bdcee3edeccee6d7dd89044c0aac3ce75c80f6271836122b09add730c5105db6
[02/02 16:56:35     44s] #       623a9b1f8e67b025a4fc1e4aee4d5b8625f5de75e45d08f5b35a7cb80c4c03503f83ab5c
[02/02 16:56:35     44s] #       378a28cd24ca3eb482121fba2118c5369b8cee65e31d25b7b66d4619ab158153446b8121
[02/02 16:56:35     44s] #       a336800d89475d3d7e3783cc1585aeffe9caa0e30b331b17a9dcc645cae21fe88f1f68a9
[02/02 16:56:35     44s] #       497cbd7ff2025799a915
[02/02 16:56:35     44s] #
[02/02 16:56:35     44s] #RTESIG:78da8d90c10ac23010443dfb154bf45041eb4e9a98e62a785511f55a2ac45a28169af4ff
[02/02 16:56:35     44s] #       2d7aadc6bdcee3edeccee6d7dd89044c0aac3ce75c80f6271836122b09add730c5105db6
[02/02 16:56:35     44s] #       623a9b1f8e67b025a4fc1e4aee4d5b8625f5de75e45d08f5b35a7cb80c4c03503f83ab5c
[02/02 16:56:35     44s] #       378a28cd24ca3eb482121fba2118c5369b8cee65e31d25b7b66d4619ab158153446b8121
[02/02 16:56:35     44s] #       a336800d89475d3d7e3783cc1585aeffe9caa0e30b331b17a9dcc645cae21fe88f1f68a9
[02/02 16:56:35     44s] #       497cbd7ff2025799a915
[02/02 16:56:35     44s] #
[02/02 16:56:35     44s] #Start routing data preparation on Tue Feb  2 16:56:35 2021
[02/02 16:56:35     44s] #
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal1 is not specified for width 0.0700.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal2 is not specified for width 0.0700.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal3 is not specified for width 0.0700.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal4 is not specified for width 0.1400.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal5 is not specified for width 0.1400.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal6 is not specified for width 0.1400.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal7 is not specified for width 0.4000.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal8 is not specified for width 0.4000.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[02/02 16:56:36     44s] #WARNING (NRDB-2077) The below via enclosure for LAYER metal9 is not specified for width 0.8000.
[02/02 16:56:36     44s] #WARNING (NRDB-2078) The above via enclosure for LAYER metal10 is not specified for width 0.8000.
[02/02 16:56:36     44s] #Minimum voltage of a net in the design = 0.000.
[02/02 16:56:36     44s] #Maximum voltage of a net in the design = 1.100.
[02/02 16:56:36     44s] #Voltage range [0.000 - 0.000] has 1 net.
[02/02 16:56:36     44s] #Voltage range [1.100 - 1.100] has 1 net.
[02/02 16:56:36     44s] #Voltage range [0.000 - 1.100] has 7086 nets.
[02/02 16:56:49     45s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[02/02 16:56:49     45s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[02/02 16:56:49     45s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[02/02 16:56:49     45s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 16:56:49     45s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 16:56:49     45s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 16:56:49     45s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/02 16:56:49     45s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/02 16:56:49     45s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[02/02 16:56:49     45s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[02/02 16:56:53     45s] #Regenerating Ggrids automatically.
[02/02 16:56:53     45s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[02/02 16:56:53     45s] #Using automatically generated G-grids.
[02/02 16:56:53     46s] #Done routing data preparation.
[02/02 16:56:53     46s] #cpu time = 00:00:01, elapsed time = 00:00:18, memory = 865.76 (MB), peak = 897.72 (MB)
[02/02 16:56:53     46s] #Merging special wires...
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 31.7950 140.0700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 51.9900 120.7500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 41.2950 114.8700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 43.0050 103.6700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 40.1550 88.4050 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 57.1300 81.5500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 54.6500 76.9300 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 52.7500 70.3500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 43.3850 42.0700 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 54.2150 26.8050 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 47.9450 26.8050 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 31.6600 23.7300 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 65.1100 22.7500 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 71.8750 20.9300 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:54     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 68.0750 20.9300 ) on metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:55     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 44.3900 41.9300 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:55     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 55.2200 26.9500 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:55     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 48.9500 26.9500 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:55     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 73.8200 21.3450 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:55     46s] #WARNING (NRDB-1005) Cannot establish connection to PIN RN at ( 70.0200 21.3450 ) on metal1 for NET FE_DBTN49_rst. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 16:56:55     46s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[02/02 16:56:55     46s] #To increase the message display limit, refer to the product command reference manual.
[02/02 16:56:55     46s] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET ALUout_WB_in_s[24]. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
[02/02 16:56:55     46s] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET n6201. NanoRoute will correct the dangling wires/vias that are not of FIXED status.
[02/02 16:56:55     46s] #
[02/02 16:56:55     46s] #Connectivity extraction summary:
[02/02 16:56:55     46s] #53 routed nets are extracted.
[02/02 16:56:55     46s] #    51 (0.72%) extracted nets are partially routed.
[02/02 16:56:55     46s] #6957 routed net(s) are imported.
[02/02 16:56:55     46s] #78 nets are fixed|skipped|trivial (not extracted).
[02/02 16:56:55     46s] #Total number of nets = 7088.
[02/02 16:56:55     46s] #
[02/02 16:56:56     46s] #
[02/02 16:56:56     46s] #Finished routing data preparation on Tue Feb  2 16:56:56 2021
[02/02 16:56:56     46s] #
[02/02 16:56:56     46s] #Cpu time = 00:00:02
[02/02 16:56:56     46s] #Elapsed time = 00:00:21
[02/02 16:56:56     46s] #Increased memory = 11.44 (MB)
[02/02 16:56:56     46s] #Total memory = 868.22 (MB)
[02/02 16:56:56     46s] #Peak memory = 897.72 (MB)
[02/02 16:56:56     46s] #
[02/02 16:56:56     46s] #
[02/02 16:56:56     46s] #Start global routing on Tue Feb  2 16:56:56 2021
[02/02 16:56:56     46s] #
[02/02 16:56:56     46s] #Number of eco nets is 51
[02/02 16:56:56     46s] #
[02/02 16:56:56     46s] #Start global routing data preparation on Tue Feb  2 16:56:56 2021
[02/02 16:56:56     46s] #
[02/02 16:56:56     46s] #Start routing resource analysis on Tue Feb  2 16:56:56 2021
[02/02 16:56:56     46s] #
[02/02 16:57:06     46s] #Routing resource analysis is done on Tue Feb  2 16:57:06 2021
[02/02 16:57:06     46s] #
[02/02 16:57:06     46s] #  Resource Analysis:
[02/02 16:57:06     46s] #
[02/02 16:57:06     46s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/02 16:57:06     46s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/02 16:57:06     46s] #  --------------------------------------------------------------
[02/02 16:57:06     46s] #  metal1         H        1184          28        6561    70.89%
[02/02 16:57:06     46s] #  metal2         V         858          38        6561     2.41%
[02/02 16:57:06     46s] #  metal3         H        1212           0        6561     0.00%
[02/02 16:57:06     46s] #  metal4         V         608           0        6561     0.00%
[02/02 16:57:06     46s] #  metal5         H         605           0        6561     0.00%
[02/02 16:57:06     46s] #  metal6         V         608           0        6561     0.00%
[02/02 16:57:06     46s] #  metal7         H         201           0        6561     0.00%
[02/02 16:57:06     46s] #  metal8         V         202           0        6561     0.00%
[02/02 16:57:06     46s] #  metal9         H          81           0        6561     0.00%
[02/02 16:57:06     46s] #  metal10        V          81           0        6561     0.00%
[02/02 16:57:06     46s] #  --------------------------------------------------------------
[02/02 16:57:06     46s] #  Total                   5640       0.66%       65610     7.33%
[02/02 16:57:06     46s] #
[02/02 16:57:06     46s] #  21 nets (0.30%) with 1 preferred extra spacing.
[02/02 16:57:06     46s] #
[02/02 16:57:06     46s] #
[02/02 16:57:06     46s] #
[02/02 16:57:06     46s] #Global routing data preparation is done on Tue Feb  2 16:57:06 2021
[02/02 16:57:06     46s] #
[02/02 16:57:06     46s] #cpu time = 00:00:01, elapsed time = 00:00:10, memory = 869.07 (MB), peak = 897.72 (MB)
[02/02 16:57:06     46s] #
[02/02 16:57:07     46s] #cpu time = 00:00:01, elapsed time = 00:00:11, memory = 869.34 (MB), peak = 897.72 (MB)
[02/02 16:57:07     46s] #
[02/02 16:57:07     46s] #start global routing iteration 1...
[02/02 16:57:11     47s] #cpu time = 00:00:00, elapsed time = 00:00:04, memory = 876.36 (MB), peak = 897.72 (MB)
[02/02 16:57:11     47s] #
[02/02 16:57:11     47s] #start global routing iteration 2...
[02/02 16:57:13     47s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 881.88 (MB), peak = 897.72 (MB)
[02/02 16:57:13     47s] #
[02/02 16:57:13     47s] #start global routing iteration 3...
[02/02 16:57:14     47s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 882.00 (MB), peak = 897.72 (MB)
[02/02 16:57:14     47s] #
[02/02 16:57:15     47s] #
[02/02 16:57:15     47s] #Total number of trivial nets (e.g. < 2 pins) = 78 (skipped).
[02/02 16:57:15     47s] #Total number of routable nets = 7010.
[02/02 16:57:15     47s] #Total number of nets in the design = 7088.
[02/02 16:57:15     47s] #
[02/02 16:57:15     47s] #51 routable nets have only global wires.
[02/02 16:57:15     47s] #6959 routable nets have only detail routed wires.
[02/02 16:57:15     47s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/02 16:57:15     47s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/02 16:57:15     47s] #
[02/02 16:57:15     47s] #Routed nets constraints summary:
[02/02 16:57:15     47s] #------------------------------------------------
[02/02 16:57:15     47s] #        Rules   Pref Extra Space   Unconstrained  
[02/02 16:57:15     47s] #------------------------------------------------
[02/02 16:57:15     47s] #      Default                  3              48  
[02/02 16:57:15     47s] #------------------------------------------------
[02/02 16:57:15     47s] #        Total                  3              48  
[02/02 16:57:15     47s] #------------------------------------------------
[02/02 16:57:15     47s] #
[02/02 16:57:15     47s] #Routing constraints summary of the whole design:
[02/02 16:57:15     47s] #------------------------------------------------
[02/02 16:57:15     47s] #        Rules   Pref Extra Space   Unconstrained  
[02/02 16:57:15     47s] #------------------------------------------------
[02/02 16:57:15     47s] #      Default                 21            6989  
[02/02 16:57:15     47s] #------------------------------------------------
[02/02 16:57:15     47s] #        Total                 21            6989  
[02/02 16:57:15     47s] #------------------------------------------------
[02/02 16:57:15     47s] #
[02/02 16:57:15     47s] #
[02/02 16:57:15     47s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/02 16:57:15     47s] #
[02/02 16:57:15     47s] #                 OverCon          
[02/02 16:57:15     47s] #                  #Gcell    %Gcell
[02/02 16:57:15     47s] #     Layer           (1)   OverCon
[02/02 16:57:15     47s] #  --------------------------------
[02/02 16:57:15     47s] #  metal1        0(0.00%)   (0.00%)
[02/02 16:57:15     47s] #  metal2        0(0.00%)   (0.00%)
[02/02 16:57:15     47s] #  metal3        0(0.00%)   (0.00%)
[02/02 16:57:15     47s] #  metal4        0(0.00%)   (0.00%)
[02/02 16:57:15     47s] #  metal5        0(0.00%)   (0.00%)
[02/02 16:57:15     47s] #  metal6        0(0.00%)   (0.00%)
[02/02 16:57:15     47s] #  metal7        0(0.00%)   (0.00%)
[02/02 16:57:15     47s] #  metal8        0(0.00%)   (0.00%)
[02/02 16:57:15     47s] #  metal9        0(0.00%)   (0.00%)
[02/02 16:57:15     47s] #  metal10       0(0.00%)   (0.00%)
[02/02 16:57:15     47s] #  --------------------------------
[02/02 16:57:15     47s] #     Total      0(0.00%)   (0.00%)
[02/02 16:57:15     47s] #
[02/02 16:57:15     47s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/02 16:57:15     47s] #  Overflow after GR: 0.00% H + 0.00% V
[02/02 16:57:15     47s] #
[02/02 16:57:15     47s] [hotspot] +------------+---------------+---------------+
[02/02 16:57:15     47s] [hotspot] |            |   max hotspot | total hotspot |
[02/02 16:57:15     47s] [hotspot] +------------+---------------+---------------+
[02/02 16:57:15     47s] [hotspot] | normalized |          0.00 |          0.00 |
[02/02 16:57:15     47s] [hotspot] +------------+---------------+---------------+
[02/02 16:57:15     47s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/02 16:57:15     47s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/02 16:57:15     47s] #Complete Global Routing.
[02/02 16:57:15     47s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 16:57:15     47s] #Total wire length = 100524 um.
[02/02 16:57:15     47s] #Total half perimeter of net bounding box = 80402 um.
[02/02 16:57:15     47s] #Total wire length on LAYER metal1 = 5155 um.
[02/02 16:57:15     47s] #Total wire length on LAYER metal2 = 39570 um.
[02/02 16:57:15     47s] #Total wire length on LAYER metal3 = 40903 um.
[02/02 16:57:15     47s] #Total wire length on LAYER metal4 = 13824 um.
[02/02 16:57:15     47s] #Total wire length on LAYER metal5 = 983 um.
[02/02 16:57:15     47s] #Total wire length on LAYER metal6 = 89 um.
[02/02 16:57:15     47s] #Total wire length on LAYER metal7 = 0 um.
[02/02 16:57:15     47s] #Total wire length on LAYER metal8 = 0 um.
[02/02 16:57:15     47s] #Total wire length on LAYER metal9 = 0 um.
[02/02 16:57:15     47s] #Total wire length on LAYER metal10 = 0 um.
[02/02 16:57:15     47s] #Total number of vias = 46899
[02/02 16:57:15     47s] #Up-Via Summary (total 46899):
[02/02 16:57:15     47s] #           
[02/02 16:57:15     47s] #-----------------------
[02/02 16:57:15     47s] # metal1          27301
[02/02 16:57:15     47s] # metal2          17494
[02/02 16:57:15     47s] # metal3           2041
[02/02 16:57:15     47s] # metal4             57
[02/02 16:57:15     47s] # metal5              6
[02/02 16:57:15     47s] #-----------------------
[02/02 16:57:15     47s] #                 46899 
[02/02 16:57:15     47s] #
[02/02 16:57:15     47s] #Max overcon = 0 track.
[02/02 16:57:15     47s] #Total overcon = 0.00%.
[02/02 16:57:15     47s] #Worst layer Gcell overcon rate = 0.00%.
[02/02 16:57:15     47s] #
[02/02 16:57:15     47s] #Global routing statistics:
[02/02 16:57:15     47s] #Cpu time = 00:00:01
[02/02 16:57:15     47s] #Elapsed time = 00:00:20
[02/02 16:57:15     47s] #Increased memory = 13.83 (MB)
[02/02 16:57:15     47s] #Total memory = 882.20 (MB)
[02/02 16:57:15     47s] #Peak memory = 897.72 (MB)
[02/02 16:57:15     47s] #
[02/02 16:57:15     47s] #Finished global routing on Tue Feb  2 16:57:15 2021
[02/02 16:57:15     47s] #
[02/02 16:57:15     47s] #
[02/02 16:57:16     47s] ### route signature (4) = 1399410281
[02/02 16:57:16     47s] ### violation signature (2) =  694058860
[02/02 16:57:17     47s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 872.64 (MB), peak = 897.72 (MB)
[02/02 16:57:17     47s] #Start Track Assignment.
[02/02 16:57:24     48s] #Done with 5 horizontal wires in 1 hboxes and 6 vertical wires in 1 hboxes.
[02/02 16:57:30     48s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[02/02 16:57:34     49s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/02 16:57:34     49s] #
[02/02 16:57:34     49s] #Track assignment summary:
[02/02 16:57:34     49s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[02/02 16:57:34     49s] #------------------------------------------------------------------------
[02/02 16:57:34     49s] # metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[02/02 16:57:34     49s] # metal2        12.74 	  0.00%  	  0.00% 	  0.00%
[02/02 16:57:34     49s] # metal3        10.62 	  0.00%  	  0.00% 	  0.00%
[02/02 16:57:34     49s] # metal4         0.00 	  0.00%  	  0.00% 	  0.00%
[02/02 16:57:34     49s] # metal5         0.00 	  0.00%  	  0.00% 	  0.00%
[02/02 16:57:34     49s] # metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[02/02 16:57:34     49s] # metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[02/02 16:57:34     49s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[02/02 16:57:34     49s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[02/02 16:57:34     49s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[02/02 16:57:34     49s] #------------------------------------------------------------------------
[02/02 16:57:34     49s] # All          23.36  	  0.00% 	  0.00% 	  0.00%
[02/02 16:57:34     49s] #Complete Track Assignment.
[02/02 16:57:34     49s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 16:57:34     49s] #Total wire length = 100528 um.
[02/02 16:57:34     49s] #Total half perimeter of net bounding box = 80402 um.
[02/02 16:57:34     49s] #Total wire length on LAYER metal1 = 5157 um.
[02/02 16:57:34     49s] #Total wire length on LAYER metal2 = 39571 um.
[02/02 16:57:34     49s] #Total wire length on LAYER metal3 = 40904 um.
[02/02 16:57:34     49s] #Total wire length on LAYER metal4 = 13824 um.
[02/02 16:57:34     49s] #Total wire length on LAYER metal5 = 983 um.
[02/02 16:57:34     49s] #Total wire length on LAYER metal6 = 89 um.
[02/02 16:57:34     49s] #Total wire length on LAYER metal7 = 0 um.
[02/02 16:57:34     49s] #Total wire length on LAYER metal8 = 0 um.
[02/02 16:57:34     49s] #Total wire length on LAYER metal9 = 0 um.
[02/02 16:57:34     49s] #Total wire length on LAYER metal10 = 0 um.
[02/02 16:57:34     49s] #Total number of vias = 46899
[02/02 16:57:34     49s] #Up-Via Summary (total 46899):
[02/02 16:57:34     49s] #           
[02/02 16:57:34     49s] #-----------------------
[02/02 16:57:34     49s] # metal1          27301
[02/02 16:57:34     49s] # metal2          17494
[02/02 16:57:34     49s] # metal3           2041
[02/02 16:57:34     49s] # metal4             57
[02/02 16:57:34     49s] # metal5              6
[02/02 16:57:34     49s] #-----------------------
[02/02 16:57:34     49s] #                 46899 
[02/02 16:57:34     49s] #
[02/02 16:57:35     49s] ### route signature (8) = 1409194316
[02/02 16:57:35     49s] ### violation signature (6) =  694058860
[02/02 16:57:35     49s] #cpu time = 00:00:02, elapsed time = 00:00:19, memory = 895.06 (MB), peak = 897.72 (MB)
[02/02 16:57:35     49s] #
[02/02 16:57:35     49s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/02 16:57:35     49s] #Cpu time = 00:00:05
[02/02 16:57:35     49s] #Elapsed time = 00:01:00
[02/02 16:57:35     49s] #Increased memory = 38.34 (MB)
[02/02 16:57:35     49s] #Total memory = 895.11 (MB)
[02/02 16:57:35     49s] #Peak memory = 897.72 (MB)
[02/02 16:57:36     49s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/02 16:57:38     49s] #
[02/02 16:57:38     49s] #Start Detail Routing..
[02/02 16:57:38     49s] #start initial detail routing ...
[02/02 16:59:22     58s] #   number of violations = 15
[02/02 16:59:22     58s] #
[02/02 16:59:22     58s] #    By Layer and Type :
[02/02 16:59:22     58s] #	         MetSpc    Short   Totals
[02/02 16:59:22     58s] #	metal1        5        4        9
[02/02 16:59:22     58s] #	metal2        0        6        6
[02/02 16:59:22     58s] #	Totals        5       10       15
[02/02 16:59:22     58s] #72 out of 20990 instances (0.3%) need to be verified(marked ipoed), dirty area=0.6%.
[02/02 16:59:22     58s] #5.4% of the total area is being checked for drcs
[02/02 16:59:29     59s] #5.4% of the total area was checked
[02/02 16:59:30     59s] #   number of violations = 15
[02/02 16:59:30     59s] #
[02/02 16:59:30     59s] #    By Layer and Type :
[02/02 16:59:30     59s] #	         MetSpc    Short   Totals
[02/02 16:59:30     59s] #	metal1        5        4        9
[02/02 16:59:30     59s] #	metal2        0        6        6
[02/02 16:59:30     59s] #	Totals        5       10       15
[02/02 16:59:30     59s] #cpu time = 00:00:10, elapsed time = 00:01:51, memory = 906.16 (MB), peak = 906.24 (MB)
[02/02 16:59:30     59s] #start 1st optimization iteration ...
[02/02 16:59:34     59s] #   number of violations = 0
[02/02 16:59:34     59s] #cpu time = 00:00:00, elapsed time = 00:00:05, memory = 906.75 (MB), peak = 906.81 (MB)
[02/02 16:59:35     59s] #Complete Detail Routing.
[02/02 16:59:35     59s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 16:59:35     59s] #Total wire length = 100503 um.
[02/02 16:59:35     59s] #Total half perimeter of net bounding box = 80402 um.
[02/02 16:59:35     59s] #Total wire length on LAYER metal1 = 5160 um.
[02/02 16:59:35     59s] #Total wire length on LAYER metal2 = 39560 um.
[02/02 16:59:35     59s] #Total wire length on LAYER metal3 = 40886 um.
[02/02 16:59:35     59s] #Total wire length on LAYER metal4 = 13824 um.
[02/02 16:59:35     59s] #Total wire length on LAYER metal5 = 983 um.
[02/02 16:59:35     59s] #Total wire length on LAYER metal6 = 89 um.
[02/02 16:59:35     59s] #Total wire length on LAYER metal7 = 0 um.
[02/02 16:59:35     59s] #Total wire length on LAYER metal8 = 0 um.
[02/02 16:59:35     59s] #Total wire length on LAYER metal9 = 0 um.
[02/02 16:59:35     59s] #Total wire length on LAYER metal10 = 0 um.
[02/02 16:59:35     59s] #Total number of vias = 46929
[02/02 16:59:35     59s] #Up-Via Summary (total 46929):
[02/02 16:59:35     59s] #           
[02/02 16:59:35     59s] #-----------------------
[02/02 16:59:35     59s] # metal1          27315
[02/02 16:59:35     59s] # metal2          17509
[02/02 16:59:35     59s] # metal3           2042
[02/02 16:59:35     59s] # metal4             57
[02/02 16:59:35     59s] # metal5              6
[02/02 16:59:35     59s] #-----------------------
[02/02 16:59:35     59s] #                 46929 
[02/02 16:59:35     59s] #
[02/02 16:59:35     59s] #Total number of DRC violations = 0
[02/02 16:59:35     59s] ### route signature (17) = 1240182176
[02/02 16:59:35     59s] ### violation signature (15) = 1905142130
[02/02 16:59:35     59s] #Cpu time = 00:00:11
[02/02 16:59:35     59s] #Elapsed time = 00:02:00
[02/02 16:59:35     59s] #Increased memory = -20.18 (MB)
[02/02 16:59:35     59s] #Total memory = 874.94 (MB)
[02/02 16:59:35     59s] #Peak memory = 906.82 (MB)
[02/02 16:59:35     59s] #detailRoute Statistics:
[02/02 16:59:35     59s] #Cpu time = 00:00:11
[02/02 16:59:35     59s] #Elapsed time = 00:02:00
[02/02 16:59:35     59s] #Increased memory = -20.18 (MB)
[02/02 16:59:35     59s] #Total memory = 874.94 (MB)
[02/02 16:59:35     59s] #Peak memory = 906.82 (MB)
[02/02 16:59:37     60s] ### export route signature (18) = 1240182176
[02/02 16:59:39     60s] ### export violation signature (16) = 1905142130
[02/02 16:59:40     60s] #
[02/02 16:59:40     60s] #globalDetailRoute statistics:
[02/02 16:59:40     60s] #Cpu time = 00:00:17
[02/02 16:59:40     60s] #Elapsed time = 00:03:16
[02/02 16:59:40     60s] #Increased memory = -3.84 (MB)
[02/02 16:59:40     60s] #Total memory = 869.15 (MB)
[02/02 16:59:40     60s] #Peak memory = 906.82 (MB)
[02/02 16:59:40     60s] #Number of warnings = 81
[02/02 16:59:40     60s] #Total number of warnings = 82
[02/02 16:59:40     60s] #Number of fails = 0
[02/02 16:59:40     60s] #Total number of fails = 0
[02/02 16:59:40     60s] #Complete globalDetailRoute on Tue Feb  2 16:59:40 2021
[02/02 16:59:40     60s] #
[02/02 16:59:40     60s] #routeDesign: cpu time = 00:00:17, elapsed time = 00:03:19, memory = 866.98 (MB), peak = 906.82 (MB)
[02/02 16:59:40     60s] 
[02/02 16:59:40     60s] *** Summary of all messages that are not suppressed in this session:
[02/02 16:59:40     60s] Severity  ID               Count  Summary                                  
[02/02 16:59:40     60s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[02/02 16:59:40     60s] *** Message Summary: 1 warning(s), 0 error(s)
[02/02 16:59:40     60s] 
[02/02 16:59:40     60s] ### 
[02/02 16:59:40     60s] ###   Scalability Statistics
[02/02 16:59:40     60s] ### 
[02/02 16:59:40     60s] ### ------------------------+----------------+----------------+----------------+
[02/02 16:59:40     60s] ###   routeDesign           |        cpu time|    elapsed time|     scalability|
[02/02 16:59:40     60s] ### ------------------------+----------------+----------------+----------------+
[02/02 16:59:40     60s] ###   Data Preparation      |        00:00:01|        00:00:18|             0.1|
[02/02 16:59:40     60s] ###   Global Routing        |        00:00:01|        00:00:20|             0.1|
[02/02 16:59:40     60s] ###   Track Assignment      |        00:00:02|        00:00:17|             0.1|
[02/02 16:59:40     60s] ###   Detail Routing        |        00:00:11|        00:02:00|             0.1|
[02/02 16:59:40     60s] ###   Total                 |        00:00:17|        00:03:19|             0.1|
[02/02 16:59:40     60s] ### ------------------------+----------------+----------------+----------------+
[02/02 16:59:40     60s] ### 
[02/02 17:00:30     62s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[02/02 17:00:30     62s] VERIFY_CONNECTIVITY use new engine.
[02/02 17:00:30     62s] 
[02/02 17:00:30     62s] ******** Start: VERIFY CONNECTIVITY ********
[02/02 17:00:30     62s] Start Time: Tue Feb  2 17:00:30 2021
[02/02 17:00:30     62s] 
[02/02 17:00:30     62s] Design Name: RISCV
[02/02 17:00:30     62s] Database Units: 2000
[02/02 17:00:30     62s] Design Boundary: (0.0000, 0.0000) (170.2400, 169.6800)
[02/02 17:00:30     62s] Error Limit = 1000; Warning Limit = 50
[02/02 17:00:30     62s] Check all nets
[02/02 17:00:36     62s] **** 17:00:36 **** Processed 5000 nets.
[02/02 17:00:49     63s] 
[02/02 17:00:49     63s] Begin Summary 
[02/02 17:00:49     63s]   Found no problems or warnings.
[02/02 17:00:49     63s] End Summary
[02/02 17:00:49     63s] 
[02/02 17:00:49     63s] End Time: Tue Feb  2 17:00:49 2021
[02/02 17:00:49     63s] Time Elapsed: 0:00:19.0
[02/02 17:00:49     63s] 
[02/02 17:00:49     63s] ******** End: VERIFY CONNECTIVITY ********
[02/02 17:00:49     63s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/02 17:00:49     63s]   (CPU Time: 0:00:01.5  MEM: 0.000M)
[02/02 17:00:49     63s] 
[02/02 17:01:44     65s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[02/02 17:01:44     65s] <CMD> verifyGeometry
[02/02 17:01:44     65s]  *** Starting Verify Geometry (MEM: 1023.7) ***
[02/02 17:01:44     65s] 
[02/02 17:01:44     65s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[02/02 17:01:44     65s]   VERIFY GEOMETRY ...... Starting Verification
[02/02 17:01:44     65s]   VERIFY GEOMETRY ...... Initializing
[02/02 17:01:44     65s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/02 17:01:44     65s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/02 17:01:44     65s]                   ...... bin size: 2160
[02/02 17:01:44     65s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/02 17:02:41     70s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/02 17:02:41     70s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/02 17:02:41     70s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[02/02 17:02:41     70s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/02 17:02:42     70s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[02/02 17:02:42     70s] VG: elapsed time: 58.00
[02/02 17:02:42     70s] Begin Summary ...
[02/02 17:02:42     70s]   Cells       : 0
[02/02 17:02:42     70s]   SameNet     : 0
[02/02 17:02:42     70s]   Wiring      : 0
[02/02 17:02:42     70s]   Antenna     : 0
[02/02 17:02:42     70s]   Short       : 0
[02/02 17:02:42     70s]   Overlap     : 0
[02/02 17:02:42     70s] End Summary
[02/02 17:02:42     70s] 
[02/02 17:02:42     70s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/02 17:02:42     70s] 
[02/02 17:02:42     70s] **********End: VERIFY GEOMETRY**********
[02/02 17:02:42     70s]  *** verify geometry (CPU: 0:00:05.2  MEM: 238.6M)
[02/02 17:02:42     70s] 
[02/02 17:02:42     70s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[02/02 17:03:18     71s] <CMD> reset_parasitics
[02/02 17:03:18     71s] Performing RC Extraction ...
[02/02 17:03:18     71s] <CMD> extractRC
[02/02 17:03:18     71s] Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 17:03:18     71s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 17:03:18     71s] Type 'man IMPEXT-3530' for more detail.
[02/02 17:03:18     71s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 17:03:18     71s] RC Extraction called in multi-corner(1) mode.
[02/02 17:03:18     71s] Process corner(s) are loaded.
[02/02 17:03:18     71s]  Corner: my_rc
[02/02 17:03:18     71s] extractDetailRC Option : -outfile /tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d  -extended
[02/02 17:03:18     71s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 17:03:18     71s]       RC Corner Indexes            0   
[02/02 17:03:18     71s] Capacitance Scaling Factor   : 1.00000 
[02/02 17:03:18     71s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 17:03:18     71s] Resistance Scaling Factor    : 1.00000 
[02/02 17:03:18     71s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 17:03:18     71s] Clock Res. Scaling Factor    : 1.00000 
[02/02 17:03:18     71s] Shrink Factor                : 1.00000
[02/02 17:03:20     71s] Initializing multi-corner capacitance tables ... 
[02/02 17:03:20     71s] Initializing multi-corner resistance tables ...
[02/02 17:03:21     71s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1262.3M)
[02/02 17:03:22     71s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for storing RC.
[02/02 17:03:24     72s] Extracted 10.0018% (CPU Time= 0:00:00.3  MEM= 1310.3M)
[02/02 17:03:25     72s] Extracted 20.0014% (CPU Time= 0:00:00.4  MEM= 1310.3M)
[02/02 17:03:25     72s] Extracted 30.002% (CPU Time= 0:00:00.4  MEM= 1310.3M)
[02/02 17:03:26     72s] Extracted 40.0016% (CPU Time= 0:00:00.5  MEM= 1310.3M)
[02/02 17:03:28     72s] Extracted 50.0023% (CPU Time= 0:00:00.6  MEM= 1310.3M)
[02/02 17:03:29     72s] Extracted 60.0018% (CPU Time= 0:00:00.8  MEM= 1310.3M)
[02/02 17:03:30     72s] Extracted 70.0014% (CPU Time= 0:00:00.9  MEM= 1310.3M)
[02/02 17:03:32     72s] Extracted 80.002% (CPU Time= 0:00:01.0  MEM= 1310.3M)
[02/02 17:03:35     72s] Extracted 90.0016% (CPU Time= 0:00:01.2  MEM= 1310.3M)
[02/02 17:03:40     73s] Extracted 100% (CPU Time= 0:00:01.6  MEM= 1310.3M)
[02/02 17:03:41     73s] Number of Extracted Resistors     : 135499
[02/02 17:03:41     73s] Number of Extracted Ground Cap.   : 142341
[02/02 17:03:41     73s] Number of Extracted Coupling Cap. : 219192
[02/02 17:03:41     73s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:03:41     73s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 17:03:41     73s]  Corner: my_rc
[02/02 17:03:42     73s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1171.3M)
[02/02 17:03:42     73s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb_Filter.rcdb.d' for storing RC.
[02/02 17:03:44     73s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 17:03:45     73s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1171.309M)
[02/02 17:03:45     73s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:03:45     73s] processing rcdb (/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 17:03:46     73s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1171.309M)
[02/02 17:03:46     73s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.2  Real Time: 0:00:28.0  MEM: 1171.309M)
[02/02 17:04:13     74s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/02 17:04:13     74s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/02 17:04:13     74s]  Reset EOS DB
[02/02 17:04:13     74s] Ignoring AAE DB Resetting ...
[02/02 17:04:13     74s] Extraction called for design 'RISCV' of instances=20990 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 17:04:13     74s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 17:04:13     74s] Type 'man IMPEXT-3530' for more detail.
[02/02 17:04:13     74s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 17:04:13     74s] RC Extraction called in multi-corner(1) mode.
[02/02 17:04:14     74s] Process corner(s) are loaded.
[02/02 17:04:14     74s]  Corner: my_rc
[02/02 17:04:14     74s] extractDetailRC Option : -outfile /tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d -maxResLength 200  -extended
[02/02 17:04:14     74s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 17:04:14     74s]       RC Corner Indexes            0   
[02/02 17:04:14     74s] Capacitance Scaling Factor   : 1.00000 
[02/02 17:04:14     74s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 17:04:14     74s] Resistance Scaling Factor    : 1.00000 
[02/02 17:04:14     74s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 17:04:14     74s] Clock Res. Scaling Factor    : 1.00000 
[02/02 17:04:14     74s] Shrink Factor                : 1.00000
[02/02 17:04:15     74s] Initializing multi-corner capacitance tables ... 
[02/02 17:04:15     74s] Initializing multi-corner resistance tables ...
[02/02 17:04:16     74s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1133.2M)
[02/02 17:04:17     75s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for storing RC.
[02/02 17:04:20     75s] Extracted 10.0018% (CPU Time= 0:00:00.4  MEM= 1183.3M)
[02/02 17:04:20     75s] Extracted 20.0014% (CPU Time= 0:00:00.4  MEM= 1183.3M)
[02/02 17:04:21     75s] Extracted 30.002% (CPU Time= 0:00:00.5  MEM= 1183.3M)
[02/02 17:04:22     75s] Extracted 40.0016% (CPU Time= 0:00:00.6  MEM= 1183.3M)
[02/02 17:04:23     75s] Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1183.3M)
[02/02 17:04:25     75s] Extracted 60.0018% (CPU Time= 0:00:00.8  MEM= 1183.3M)
[02/02 17:04:26     75s] Extracted 70.0014% (CPU Time= 0:00:00.9  MEM= 1183.3M)
[02/02 17:04:28     75s] Extracted 80.002% (CPU Time= 0:00:01.1  MEM= 1183.3M)
[02/02 17:04:30     76s] Extracted 90.0016% (CPU Time= 0:00:01.3  MEM= 1183.3M)
[02/02 17:04:36     76s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1187.3M)
[02/02 17:04:37     76s] Number of Extracted Resistors     : 135499
[02/02 17:04:37     76s] Number of Extracted Ground Cap.   : 142341
[02/02 17:04:37     76s] Number of Extracted Coupling Cap. : 219192
[02/02 17:04:37     76s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:04:37     76s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 17:04:37     76s]  Corner: my_rc
[02/02 17:04:37     76s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1171.3M)
[02/02 17:04:38     76s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb_Filter.rcdb.d' for storing RC.
[02/02 17:04:39     76s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 17:04:41     76s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1171.277M)
[02/02 17:04:41     76s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:04:41     76s] processing rcdb (/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 17:04:42     77s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1171.277M)
[02/02 17:04:42     77s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:29.0  MEM: 1171.277M)
[02/02 17:04:43     77s] Effort level <high> specified for reg2reg path_group
[02/02 17:04:51     77s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 17:04:53     77s] #################################################################################
[02/02 17:04:53     77s] # Design Stage: PostRoute
[02/02 17:04:53     77s] # Design Name: RISCV
[02/02 17:04:53     77s] # Design Mode: 90nm
[02/02 17:04:53     77s] # Analysis Mode: MMMC OCV 
[02/02 17:04:53     77s] # Parasitics Mode: SPEF/RCDB
[02/02 17:04:53     77s] # Signoff Settings: SI On 
[02/02 17:04:53     77s] #################################################################################
[02/02 17:04:54     78s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:04:54     78s] Setting infinite Tws ...
[02/02 17:04:54     78s] First Iteration Infinite Tw... 
[02/02 17:04:54     78s] Calculate late delays in OCV mode...
[02/02 17:04:54     78s] Calculate early delays in OCV mode...
[02/02 17:04:54     78s] Topological Sorting (REAL = 0:00:00.0, MEM = 1138.7M, InitMEM = 1138.7M)
[02/02 17:04:54     78s] Start delay calculation (fullDC) (1 T). (MEM=1138.72)
[02/02 17:04:55     78s] Initializing multi-corner capacitance tables ... 
[02/02 17:04:55     78s] Initializing multi-corner resistance tables ...
[02/02 17:04:57     78s] Start AAE Lib Loading. (MEM=1154.94)
[02/02 17:04:58     78s] End AAE Lib Loading. (MEM=1355.22 CPU=0:00:00.0 Real=0:00:01.0)
[02/02 17:04:58     78s] End AAE Lib Interpolated Model. (MEM=1355.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:05:04     78s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:05:04     78s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1326.6M)
[02/02 17:05:04     78s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:06:25     86s] Total number of fetched objects 8172
[02/02 17:06:25     86s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 17:06:26     86s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 17:06:26     86s] End delay calculation. (MEM=1395.39 CPU=0:00:07.0 REAL=0:01:19)
[02/02 17:06:27     86s] End delay calculation (fullDC). (MEM=1298.02 CPU=0:00:08.3 REAL=0:01:33)
[02/02 17:06:27     86s] *** CDM Built up (cpu=0:00:08.4  real=0:01:34  mem= 1298.0M) ***
[02/02 17:06:38     87s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1298.0M)
[02/02 17:06:38     87s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 17:06:39     87s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1298.0M)
[02/02 17:06:39     87s] Starting SI iteration 2
[02/02 17:06:41     87s] Calculate late delays in OCV mode...
[02/02 17:06:41     87s] Calculate early delays in OCV mode...
[02/02 17:06:41     87s] Start delay calculation (fullDC) (1 T). (MEM=1306.06)
[02/02 17:06:41     87s] End AAE Lib Interpolated Model. (MEM=1306.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:06:44     87s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 17:06:44     87s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/02 17:06:44     87s] Total number of fetched objects 8172
[02/02 17:06:44     87s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 17:06:44     87s] End delay calculation. (MEM=1274.06 CPU=0:00:00.2 REAL=0:00:03.0)
[02/02 17:06:44     87s] End delay calculation (fullDC). (MEM=1274.06 CPU=0:00:00.3 REAL=0:00:03.0)
[02/02 17:06:44     87s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1274.1M) ***
[02/02 17:06:49     88s] *** Done Building Timing Graph (cpu=0:00:10.4 real=0:01:58 totSessionCpu=0:01:28 mem=1274.1M)
[02/02 17:06:53     88s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  | -0.000  |
|           TNS (ns):| -0.000  | -0.000  | -0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

Density: 58.029%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
[02/02 17:06:54     88s] Total CPU time: 13.93 sec
[02/02 17:06:54     88s] Total Real time: 161.0 sec
[02/02 17:06:54     88s] Total Memory Usage: 1181.496094 Mbytes
[02/02 17:06:54     88s] Reset AAE Options
[02/02 17:08:45     92s] <CMD> deleteFiller -cell LOGIC1_X1 LOGIC0_X1 FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1
[02/02 17:08:45     92s] Deleted 0 physical inst  (cell LOGIC1_X1 / prefix -).
[02/02 17:08:45     92s] Deleted 0 physical inst  (cell LOGIC0_X1 / prefix -).
[02/02 17:08:45     92s] Deleted 1862 physical insts (cell FILLCELL_X8 / prefix -).
[02/02 17:08:45     92s] Deleted 3246 physical insts (cell FILLCELL_X4 / prefix -).
[02/02 17:08:45     92s] Deleted 17 physical insts (cell FILLCELL_X32 / prefix -).
[02/02 17:08:45     92s] Deleted 39 physical insts (cell FILLCELL_X2 / prefix -).
[02/02 17:08:45     92s] Deleted 170 physical insts (cell FILLCELL_X16 / prefix -).
[02/02 17:08:45     92s] Deleted 9104 physical insts (cell FILLCELL_X1 / prefix -).
[02/02 17:08:46     92s] Total physical insts deleted = 14438.
[02/02 17:09:00     92s] <CMD> get_time_unit
[02/02 17:09:00     92s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all > top.mtarpt
[02/02 17:09:00     92s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 17:09:03     92s] #################################################################################
[02/02 17:09:03     92s] # Design Stage: PostRoute
[02/02 17:09:03     92s] # Design Name: RISCV
[02/02 17:09:03     92s] # Design Mode: 90nm
[02/02 17:09:03     92s] # Analysis Mode: MMMC OCV 
[02/02 17:09:03     92s] # Parasitics Mode: SPEF/RCDB
[02/02 17:09:03     92s] # Signoff Settings: SI On 
[02/02 17:09:03     92s] #################################################################################
[02/02 17:09:09     93s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:09:09     93s] Setting infinite Tws ...
[02/02 17:09:09     93s] First Iteration Infinite Tw... 
[02/02 17:09:09     93s] Calculate early delays in OCV mode...
[02/02 17:09:09     93s] Calculate late delays in OCV mode...
[02/02 17:09:10     93s] Topological Sorting (REAL = 0:00:01.0, MEM = 1185.0M, InitMEM = 1185.0M)
[02/02 17:09:10     93s] Start delay calculation (fullDC) (1 T). (MEM=1185.02)
[02/02 17:09:13     93s] End AAE Lib Interpolated Model. (MEM=1201.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:10:38    100s] Total number of fetched objects 8172
[02/02 17:10:38    100s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 17:10:39    100s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 17:10:39    100s] End delay calculation. (MEM=1300.02 CPU=0:00:06.9 REAL=0:01:23)
[02/02 17:10:39    100s] End delay calculation (fullDC). (MEM=1300.02 CPU=0:00:07.4 REAL=0:01:29)
[02/02 17:10:39    100s] *** CDM Built up (cpu=0:00:08.0  real=0:01:36  mem= 1300.0M) ***
[02/02 17:10:48    101s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1300.0M)
[02/02 17:10:48    101s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 17:10:49    101s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1300.0M)
[02/02 17:10:49    101s] Starting SI iteration 2
[02/02 17:10:51    101s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:10:51    101s] Calculate early delays in OCV mode...
[02/02 17:10:51    101s] Calculate late delays in OCV mode...
[02/02 17:10:51    101s] Start delay calculation (fullDC) (1 T). (MEM=1308.06)
[02/02 17:10:52    101s] End AAE Lib Interpolated Model. (MEM=1308.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:10:54    102s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 17:10:54    102s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/02 17:10:54    102s] Total number of fetched objects 8172
[02/02 17:10:54    102s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 17:10:54    102s] End delay calculation. (MEM=1276.06 CPU=0:00:00.2 REAL=0:00:02.0)
[02/02 17:10:54    102s] End delay calculation (fullDC). (MEM=1276.06 CPU=0:00:00.3 REAL=0:00:03.0)
[02/02 17:10:54    102s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1276.1M) ***
[02/02 17:11:01    102s] <CMD> load_timing_debug_report -name default_report top.mtarpt
[02/02 17:11:01    102s] Parsing file top.mtarpt...
[02/02 17:12:32    106s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_15_ -cell DFFR_X4
[02/02 17:12:32    106s] #################################################################################
[02/02 17:12:32    106s] # Design Stage: PostRoute
[02/02 17:12:32    106s] # Design Name: RISCV
[02/02 17:12:32    106s] # Design Mode: 90nm
[02/02 17:12:32    106s] # Analysis Mode: MMMC OCV 
[02/02 17:12:32    106s] # Parasitics Mode: SPEF/RCDB
[02/02 17:12:32    106s] # Signoff Settings: SI On 
[02/02 17:12:32    106s] #################################################################################
[02/02 17:12:32    106s] **WARN: (IMPOPT-3588):	DFFR_X4 is not a cell!
[02/02 17:12:32    106s] Type 'man IMPOPT-3588' for more detail.
[02/02 17:12:32    106s] 
[02/02 17:13:11    108s] <CMD> ecoChangeCell -inst reg_ALUout_MEM_WB_q_reg_15_ -cell SDFFR_X2
[02/02 17:13:11    108s] Design State:
[02/02 17:13:11    108s]     #signal nets       :  7080
[02/02 17:13:11    108s]     #routed signal nets:  7009
[02/02 17:13:11    108s]     #clock nets        :  1
[02/02 17:13:11    108s]     #routed clock nets :  1
[02/02 17:13:11    108s] #################################################################################
[02/02 17:13:11    108s] # Design Stage: PostRoute
[02/02 17:13:11    108s] # Design Name: RISCV
[02/02 17:13:11    108s] # Design Mode: 90nm
[02/02 17:13:11    108s] # Analysis Mode: MMMC OCV 
[02/02 17:13:11    108s] # Parasitics Mode: SPEF/RCDB
[02/02 17:13:11    108s] # Signoff Settings: SI On 
[02/02 17:13:11    108s] #################################################################################
[02/02 17:13:11    108s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/02 17:13:11    108s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/02 17:13:12    108s] **ERROR: (IMPOPT-628):	No equivalent cell found in the library for the substitution. Use "setEcoMode -LEQCheck false" to allow the swapping of cells if the two cells are of different functionality.
Type 'man IMPOPT-628' for more detail.
[02/02 17:13:12    108s] 1
[02/02 17:14:32    111s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:14:32    111s] Summary for sequential cells identification: 
[02/02 17:14:32    111s]   Identified SBFF number: 16
[02/02 17:14:32    111s]   Identified MBFF number: 0
[02/02 17:14:32    111s]   Identified SB Latch number: 0
[02/02 17:14:32    111s]   Identified MB Latch number: 0
[02/02 17:14:32    111s]   Not identified SBFF number: 0
[02/02 17:14:32    111s]   Not identified MBFF number: 0
[02/02 17:14:32    111s]   Not identified SB Latch number: 0
[02/02 17:14:32    111s]   Not identified MB Latch number: 0
[02/02 17:14:32    111s]   Number of sequential cells which are not FFs: 13
[02/02 17:14:32    111s] Creating Cell Server, finished. 
[02/02 17:14:32    111s] 
[02/02 17:14:32    111s] Deleting Cell Server ...
[02/02 17:14:32    111s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:14:32    111s] Summary for sequential cells identification: 
[02/02 17:14:32    111s]   Identified SBFF number: 16
[02/02 17:14:32    111s]   Identified MBFF number: 0
[02/02 17:14:32    111s]   Identified SB Latch number: 0
[02/02 17:14:32    111s]   Identified MB Latch number: 0
[02/02 17:14:32    111s]   Not identified SBFF number: 0
[02/02 17:14:32    111s]   Not identified MBFF number: 0
[02/02 17:14:32    111s]   Not identified SB Latch number: 0
[02/02 17:14:32    111s]   Not identified MB Latch number: 0
[02/02 17:14:32    111s]   Number of sequential cells which are not FFs: 13
[02/02 17:14:32    111s] Creating Cell Server, finished. 
[02/02 17:14:32    111s] 
[02/02 17:14:32    111s] Deleting Cell Server ...
[02/02 17:14:32    111s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:14:32    111s] Summary for sequential cells identification: 
[02/02 17:14:32    111s]   Identified SBFF number: 16
[02/02 17:14:32    111s]   Identified MBFF number: 0
[02/02 17:14:32    111s]   Identified SB Latch number: 0
[02/02 17:14:32    111s]   Identified MB Latch number: 0
[02/02 17:14:32    111s]   Not identified SBFF number: 0
[02/02 17:14:32    111s]   Not identified MBFF number: 0
[02/02 17:14:32    111s]   Not identified SB Latch number: 0
[02/02 17:14:32    111s]   Not identified MB Latch number: 0
[02/02 17:14:32    111s]   Number of sequential cells which are not FFs: 13
[02/02 17:14:32    111s] Creating Cell Server, finished. 
[02/02 17:14:32    111s] 
[02/02 17:14:32    111s] Deleting Cell Server ...
[02/02 17:14:32    111s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:14:32    111s] Summary for sequential cells identification: 
[02/02 17:14:32    111s]   Identified SBFF number: 16
[02/02 17:14:32    111s]   Identified MBFF number: 0
[02/02 17:14:32    111s]   Identified SB Latch number: 0
[02/02 17:14:32    111s]   Identified MB Latch number: 0
[02/02 17:14:32    111s]   Not identified SBFF number: 0
[02/02 17:14:32    111s]   Not identified MBFF number: 0
[02/02 17:14:32    111s]   Not identified SB Latch number: 0
[02/02 17:14:32    111s]   Not identified MB Latch number: 0
[02/02 17:14:32    111s]   Number of sequential cells which are not FFs: 13
[02/02 17:14:32    111s] Creating Cell Server, finished. 
[02/02 17:14:32    111s] 
[02/02 17:14:32    111s] Deleting Cell Server ...
[02/02 17:14:32    111s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:14:32    111s] Summary for sequential cells identification: 
[02/02 17:14:32    111s]   Identified SBFF number: 16
[02/02 17:14:32    111s]   Identified MBFF number: 0
[02/02 17:14:32    111s]   Identified SB Latch number: 0
[02/02 17:14:32    111s]   Identified MB Latch number: 0
[02/02 17:14:32    111s]   Not identified SBFF number: 0
[02/02 17:14:32    111s]   Not identified MBFF number: 0
[02/02 17:14:32    111s]   Not identified SB Latch number: 0
[02/02 17:14:32    111s]   Not identified MB Latch number: 0
[02/02 17:14:32    111s]   Number of sequential cells which are not FFs: 13
[02/02 17:14:32    111s] Creating Cell Server, finished. 
[02/02 17:14:32    111s] 
[02/02 17:14:32    111s] Deleting Cell Server ...
[02/02 17:14:32    111s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:14:32    111s] Summary for sequential cells identification: 
[02/02 17:14:32    111s]   Identified SBFF number: 16
[02/02 17:14:32    111s]   Identified MBFF number: 0
[02/02 17:14:32    111s]   Identified SB Latch number: 0
[02/02 17:14:32    111s]   Identified MB Latch number: 0
[02/02 17:14:32    111s]   Not identified SBFF number: 0
[02/02 17:14:32    111s]   Not identified MBFF number: 0
[02/02 17:14:32    111s]   Not identified SB Latch number: 0
[02/02 17:14:32    111s]   Not identified MB Latch number: 0
[02/02 17:14:32    111s]   Number of sequential cells which are not FFs: 13
[02/02 17:14:32    111s] Creating Cell Server, finished. 
[02/02 17:14:32    111s] 
[02/02 17:14:32    111s] Deleting Cell Server ...
[02/02 17:14:32    111s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:14:32    111s] Summary for sequential cells identification: 
[02/02 17:14:32    111s]   Identified SBFF number: 16
[02/02 17:14:32    111s]   Identified MBFF number: 0
[02/02 17:14:32    111s]   Identified SB Latch number: 0
[02/02 17:14:32    111s]   Identified MB Latch number: 0
[02/02 17:14:32    111s]   Not identified SBFF number: 0
[02/02 17:14:32    111s]   Not identified MBFF number: 0
[02/02 17:14:32    111s]   Not identified SB Latch number: 0
[02/02 17:14:32    111s]   Not identified MB Latch number: 0
[02/02 17:14:32    111s]   Number of sequential cells which are not FFs: 13
[02/02 17:14:32    111s] Creating Cell Server, finished. 
[02/02 17:14:32    111s] 
[02/02 17:14:32    111s] Deleting Cell Server ...
[02/02 17:14:32    111s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:14:32    111s] Summary for sequential cells identification: 
[02/02 17:14:32    111s]   Identified SBFF number: 16
[02/02 17:14:32    111s]   Identified MBFF number: 0
[02/02 17:14:32    111s]   Identified SB Latch number: 0
[02/02 17:14:32    111s]   Identified MB Latch number: 0
[02/02 17:14:32    111s]   Not identified SBFF number: 0
[02/02 17:14:32    111s]   Not identified MBFF number: 0
[02/02 17:14:32    111s]   Not identified SB Latch number: 0
[02/02 17:14:32    111s]   Not identified MB Latch number: 0
[02/02 17:14:32    111s]   Number of sequential cells which are not FFs: 13
[02/02 17:14:32    111s] Creating Cell Server, finished. 
[02/02 17:14:32    111s] 
[02/02 17:14:32    111s] Deleting Cell Server ...
[02/02 17:14:32    111s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:14:32    111s] Summary for sequential cells identification: 
[02/02 17:14:32    111s]   Identified SBFF number: 16
[02/02 17:14:32    111s]   Identified MBFF number: 0
[02/02 17:14:32    111s]   Identified SB Latch number: 0
[02/02 17:14:32    111s]   Identified MB Latch number: 0
[02/02 17:14:32    111s]   Not identified SBFF number: 0
[02/02 17:14:32    111s]   Not identified MBFF number: 0
[02/02 17:14:32    111s]   Not identified SB Latch number: 0
[02/02 17:14:32    111s]   Not identified MB Latch number: 0
[02/02 17:14:32    111s]   Number of sequential cells which are not FFs: 13
[02/02 17:14:32    111s] Creating Cell Server, finished. 
[02/02 17:14:32    111s] 
[02/02 17:14:32    111s] Deleting Cell Server ...
[02/02 17:14:32    111s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:14:32    111s] Summary for sequential cells identification: 
[02/02 17:14:32    111s]   Identified SBFF number: 16
[02/02 17:14:32    111s]   Identified MBFF number: 0
[02/02 17:14:32    111s]   Identified SB Latch number: 0
[02/02 17:14:32    111s]   Identified MB Latch number: 0
[02/02 17:14:32    111s]   Not identified SBFF number: 0
[02/02 17:14:32    111s]   Not identified MBFF number: 0
[02/02 17:14:32    111s]   Not identified SB Latch number: 0
[02/02 17:14:32    111s]   Not identified MB Latch number: 0
[02/02 17:14:32    111s]   Number of sequential cells which are not FFs: 13
[02/02 17:14:32    111s] Creating Cell Server, finished. 
[02/02 17:14:32    111s] 
[02/02 17:14:32    111s] Deleting Cell Server ...
[02/02 17:14:32    111s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:14:32    111s] Summary for sequential cells identification: 
[02/02 17:14:32    111s]   Identified SBFF number: 16
[02/02 17:14:32    111s]   Identified MBFF number: 0
[02/02 17:14:32    111s]   Identified SB Latch number: 0
[02/02 17:14:32    111s]   Identified MB Latch number: 0
[02/02 17:14:32    111s]   Not identified SBFF number: 0
[02/02 17:14:32    111s]   Not identified MBFF number: 0
[02/02 17:14:32    111s]   Not identified SB Latch number: 0
[02/02 17:14:32    111s]   Not identified MB Latch number: 0
[02/02 17:14:32    111s]   Number of sequential cells which are not FFs: 13
[02/02 17:14:32    111s] Creating Cell Server, finished. 
[02/02 17:14:32    111s] 
[02/02 17:14:32    111s] Deleting Cell Server ...
[02/02 17:16:46    115s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[02/02 17:16:46    115s] <CMD> optDesign -postRoute
[02/02 17:16:46    115s] **WARN: (IMPOPT-576):	166 nets have unplaced terms. 
[02/02 17:16:46    115s] Type 'man IMPOPT-576' for more detail.
[02/02 17:16:46    115s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/02 17:16:46    115s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/02 17:16:46    115s] #spOpts: mergeVia=F 
[02/02 17:16:46    115s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/02 17:16:46    115s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/02 17:16:47    115s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:16:47    116s] Summary for sequential cells identification: 
[02/02 17:16:47    116s]   Identified SBFF number: 16
[02/02 17:16:47    116s]   Identified MBFF number: 0
[02/02 17:16:47    116s]   Identified SB Latch number: 0
[02/02 17:16:47    116s]   Identified MB Latch number: 0
[02/02 17:16:47    116s]   Not identified SBFF number: 0
[02/02 17:16:47    116s]   Not identified MBFF number: 0
[02/02 17:16:47    116s]   Not identified SB Latch number: 0
[02/02 17:16:47    116s]   Not identified MB Latch number: 0
[02/02 17:16:47    116s]   Number of sequential cells which are not FFs: 13
[02/02 17:16:47    116s] Creating Cell Server, finished. 
[02/02 17:16:47    116s] 
[02/02 17:16:47    116s] #spOpts: mergeVia=F 
[02/02 17:16:47    116s] GigaOpt running with 1 threads.
[02/02 17:16:47    116s] Info: 1 threads available for lower-level modules during optimization.
[02/02 17:16:47    116s] #spOpts: mergeVia=F 
[02/02 17:16:48    116s] 
[02/02 17:16:48    116s] Creating Lib Analyzer ...
[02/02 17:16:48    116s] 
[02/02 17:16:48    116s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/02 17:16:48    116s]   
[02/02 17:16:48    116s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/02 17:16:48    116s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/02 17:16:48    116s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/02 17:16:48    116s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/02 17:16:48    116s] 
[02/02 17:16:56    116s] Creating Lib Analyzer, finished. 
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (IMPOPT-665):	instruction_ID_in[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:16:56    116s] Type 'man IMPOPT-665' for more detail.
[02/02 17:16:56    116s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[02/02 17:16:56    116s] To increase the message display limit, refer to the product command reference manual.
[02/02 17:16:57    116s] Effort level <high> specified for reg2reg path_group
[02/02 17:17:07    117s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 951.6M, totSessionCpu=0:01:58 **
[02/02 17:17:07    117s] Begin checking placement ... (start mem=1236.8M, init mem=1236.8M)
[02/02 17:17:08    117s] *info: Placed = 6552          
[02/02 17:17:08    117s] *info: Unplaced = 0           
[02/02 17:17:08    117s] Placement Density:58.03%(14816/25533)
[02/02 17:17:08    117s] Placement Density (including fixed std cells):58.03%(14816/25533)
[02/02 17:17:08    117s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1236.8M)
[02/02 17:17:08    117s]  Initial DC engine is -> aae
[02/02 17:17:08    117s]  
[02/02 17:17:08    117s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/02 17:17:08    117s]  
[02/02 17:17:08    117s]  
[02/02 17:17:08    117s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/02 17:17:08    117s]  
[02/02 17:17:08    117s] Reset EOS DB
[02/02 17:17:08    117s] Ignoring AAE DB Resetting ...
[02/02 17:17:08    117s]  Set Options for AAE Based Opt flow 
[02/02 17:17:08    117s] *** optDesign -postRoute ***
[02/02 17:17:08    117s] DRC Margin: user margin 0.0; extra margin 0
[02/02 17:17:08    117s] Setup Target Slack: user slack 0
[02/02 17:17:08    117s] Hold Target Slack: user slack 0
[02/02 17:17:08    117s] **INFO: No dynamic/leakage power view specified, setting up the setup view "MyAnView" as power view
[02/02 17:17:08    117s] -powerEffort none                          # enums={none low high}, default=none
[02/02 17:17:08    117s] Multi-VT timing optimization disabled based on library information.
[02/02 17:17:08    117s] Deleting Cell Server ...
[02/02 17:17:08    117s] Deleting Lib Analyzer.
[02/02 17:17:08    117s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:17:08    117s] Summary for sequential cells identification: 
[02/02 17:17:08    117s]   Identified SBFF number: 16
[02/02 17:17:08    117s]   Identified MBFF number: 0
[02/02 17:17:08    117s]   Identified SB Latch number: 0
[02/02 17:17:08    117s]   Identified MB Latch number: 0
[02/02 17:17:08    117s]   Not identified SBFF number: 0
[02/02 17:17:08    117s]   Not identified MBFF number: 0
[02/02 17:17:08    117s]   Not identified SB Latch number: 0
[02/02 17:17:08    117s]   Not identified MB Latch number: 0
[02/02 17:17:08    117s]   Number of sequential cells which are not FFs: 13
[02/02 17:17:08    117s] Creating Cell Server, finished. 
[02/02 17:17:08    117s] 
[02/02 17:17:08    117s] 
[02/02 17:17:08    117s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/02 17:17:08    117s]   
[02/02 17:17:08    117s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/02 17:17:08    117s]   Deleting Cell Server ...
[02/02 17:17:09    117s] ** INFO : this run is activating 'postRoute' automaton
[02/02 17:17:09    117s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d'. 7080 times net's RC data read were performed.
[02/02 17:17:09    117s] Extraction called for design 'RISCV' of instances=6552 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 17:17:09    117s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 17:17:09    117s] Type 'man IMPEXT-3530' for more detail.
[02/02 17:17:09    117s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 17:17:09    117s] RC Extraction called in multi-corner(1) mode.
[02/02 17:17:09    117s] Process corner(s) are loaded.
[02/02 17:17:09    117s]  Corner: my_rc
[02/02 17:17:09    117s] extractDetailRC Option : -outfile /tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d -maxResLength 200  -extended
[02/02 17:17:09    117s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 17:17:09    117s]       RC Corner Indexes            0   
[02/02 17:17:09    117s] Capacitance Scaling Factor   : 1.00000 
[02/02 17:17:10    117s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 17:17:10    117s] Resistance Scaling Factor    : 1.00000 
[02/02 17:17:10    117s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 17:17:10    117s] Clock Res. Scaling Factor    : 1.00000 
[02/02 17:17:10    117s] Shrink Factor                : 1.00000
[02/02 17:17:12    118s] Initializing multi-corner capacitance tables ... 
[02/02 17:17:12    118s] Initializing multi-corner resistance tables ...
[02/02 17:17:13    118s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1228.8M)
[02/02 17:17:15    118s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for storing RC.
[02/02 17:17:18    118s] Extracted 10.0018% (CPU Time= 0:00:00.4  MEM= 1302.9M)
[02/02 17:17:19    118s] Extracted 20.0014% (CPU Time= 0:00:00.5  MEM= 1302.9M)
[02/02 17:17:19    118s] Extracted 30.002% (CPU Time= 0:00:00.5  MEM= 1302.9M)
[02/02 17:17:20    118s] Extracted 40.0016% (CPU Time= 0:00:00.6  MEM= 1302.9M)
[02/02 17:17:21    118s] Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1302.9M)
[02/02 17:17:22    118s] Extracted 60.0018% (CPU Time= 0:00:00.8  MEM= 1302.9M)
[02/02 17:17:24    118s] Extracted 70.0014% (CPU Time= 0:00:00.9  MEM= 1302.9M)
[02/02 17:17:27    119s] Extracted 80.002% (CPU Time= 0:00:01.1  MEM= 1302.9M)
[02/02 17:17:29    119s] Extracted 90.0016% (CPU Time= 0:00:01.3  MEM= 1302.9M)
[02/02 17:17:36    119s] Extracted 100% (CPU Time= 0:00:01.7  MEM= 1306.9M)
[02/02 17:17:37    119s] Number of Extracted Resistors     : 135499
[02/02 17:17:37    119s] Number of Extracted Ground Cap.   : 142341
[02/02 17:17:37    119s] Number of Extracted Coupling Cap. : 219192
[02/02 17:17:37    119s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:17:37    119s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 17:17:37    119s]  Corner: my_rc
[02/02 17:17:37    119s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1282.9M)
[02/02 17:17:38    119s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb_Filter.rcdb.d' for storing RC.
[02/02 17:17:40    119s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 17:17:42    120s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1282.852M)
[02/02 17:17:42    120s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:17:42    120s] processing rcdb (/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 17:17:43    120s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1282.852M)
[02/02 17:17:43    120s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:34.0  MEM: 1282.852M)
[02/02 17:17:44    120s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:17:44    120s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1260.6M)
[02/02 17:17:45    120s] Initializing multi-corner capacitance tables ... 
[02/02 17:17:45    120s] Initializing multi-corner resistance tables ...
[02/02 17:17:45    120s] Unfixed 0 ViaPillar Nets
[02/02 17:17:46    120s] End AAE Lib Interpolated Model. (MEM=1260.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:17:46    120s] **INFO: Starting Blocking QThread with 1 CPU
[02/02 17:17:46    120s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/02 17:17:46    120s] #################################################################################
[02/02 17:17:46    120s] # Design Stage: PostRoute
[02/02 17:17:46    120s] # Design Name: RISCV
[02/02 17:17:46    120s] # Design Mode: 90nm
[02/02 17:17:46    120s] # Analysis Mode: MMMC OCV 
[02/02 17:17:46    120s] # Parasitics Mode: SPEF/RCDB
[02/02 17:17:46    120s] # Signoff Settings: SI Off 
[02/02 17:17:46    120s] #################################################################################
[02/02 17:17:46    120s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:17:46    120s] Calculate late delays in OCV mode...
[02/02 17:17:46    120s] Calculate early delays in OCV mode...
[02/02 17:17:46    120s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/02 17:17:46    120s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/02 17:17:46    120s] End AAE Lib Interpolated Model. (MEM=22.8516 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:17:46    120s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 17:17:46    120s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8171. 
[02/02 17:17:46    120s] Total number of fetched objects 8172
[02/02 17:17:46    120s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 17:17:46    120s] End delay calculation. (MEM=0.0351562 CPU=0:00:04.4 REAL=0:00:53.0)
[02/02 17:17:46    120s] End delay calculation (fullDC). (MEM=0.0351562 CPU=0:00:04.7 REAL=0:00:58.0)
[02/02 17:17:46    120s] *** CDM Built up (cpu=0:00:04.8  real=0:00:59.0  mem= 0.0M) ***
[02/02 17:17:46    120s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:01:04 totSessionCpu=0:00:06.1 mem=0.0M)
[02/02 17:17:46    120s] Done building cte hold timing graph (HoldAware) cpu=0:00:06.1 real=0:01:15 totSessionCpu=0:00:06.1 mem=0.0M ***
[02/02 17:19:09    120s] **WARN: (PRL-280):	The elapsed time (82 sec) of the threaded job 1 is more than twice the CPU time (6 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
[02/02 17:19:09    126s]  
_______________________________________________________________________
[02/02 17:19:17    127s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 17:19:17    127s] Begin IPO call back ...
[02/02 17:19:22    127s] End IPO call back ...
[02/02 17:19:24    127s] #################################################################################
[02/02 17:19:24    127s] # Design Stage: PostRoute
[02/02 17:19:24    127s] # Design Name: RISCV
[02/02 17:19:24    127s] # Design Mode: 90nm
[02/02 17:19:24    127s] # Analysis Mode: MMMC OCV 
[02/02 17:19:24    127s] # Parasitics Mode: SPEF/RCDB
[02/02 17:19:24    127s] # Signoff Settings: SI On 
[02/02 17:19:24    127s] #################################################################################
[02/02 17:19:26    128s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:19:26    128s] Setting infinite Tws ...
[02/02 17:19:26    128s] First Iteration Infinite Tw... 
[02/02 17:19:26    128s] Calculate early delays in OCV mode...
[02/02 17:19:26    128s] Calculate late delays in OCV mode...
[02/02 17:19:26    128s] Topological Sorting (REAL = 0:00:00.0, MEM = 1258.6M, InitMEM = 1258.6M)
[02/02 17:19:26    128s] Start delay calculation (fullDC) (1 T). (MEM=1258.58)
[02/02 17:19:29    128s] End AAE Lib Interpolated Model. (MEM=1274.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:20:46    135s] Total number of fetched objects 8172
[02/02 17:20:46    135s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 17:20:48    135s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:02.0)
[02/02 17:20:48    135s] End delay calculation. (MEM=1341.57 CPU=0:00:07.0 REAL=0:01:16)
[02/02 17:20:48    135s] End delay calculation (fullDC). (MEM=1341.57 CPU=0:00:07.5 REAL=0:01:22)
[02/02 17:20:48    135s] *** CDM Built up (cpu=0:00:07.7  real=0:01:24  mem= 1341.6M) ***
[02/02 17:20:57    136s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1341.6M)
[02/02 17:20:57    136s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 17:20:58    136s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1341.6M)
[02/02 17:20:58    136s] 
[02/02 17:20:58    136s] Executing IPO callback for view pruning ..
[02/02 17:20:59    136s] Starting SI iteration 2
[02/02 17:21:01    136s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:21:01    136s] Calculate early delays in OCV mode...
[02/02 17:21:01    136s] Calculate late delays in OCV mode...
[02/02 17:21:01    136s] Start delay calculation (fullDC) (1 T). (MEM=1349.61)
[02/02 17:21:02    136s] End AAE Lib Interpolated Model. (MEM=1349.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:21:04    137s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 17:21:04    137s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/02 17:21:04    137s] Total number of fetched objects 8172
[02/02 17:21:04    137s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 17:21:04    137s] End delay calculation. (MEM=1317.61 CPU=0:00:00.2 REAL=0:00:02.0)
[02/02 17:21:04    137s] End delay calculation (fullDC). (MEM=1317.61 CPU=0:00:00.3 REAL=0:00:03.0)
[02/02 17:21:04    137s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1317.6M) ***
[02/02 17:21:11    137s] *** Done Building Timing Graph (cpu=0:00:10.4 real=0:01:54 totSessionCpu=0:02:18 mem=1317.6M)
[02/02 17:21:12    137s] End AAE Lib Interpolated Model. (MEM=1317.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:21:18    138s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.937  |  0.002  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:04:12, mem = 952.5M, totSessionCpu=0:02:18 **
[02/02 17:21:19    138s] Setting latch borrow mode to budget during optimization.
[02/02 17:21:30    139s] Glitch fixing enabled
[02/02 17:21:30    139s] **INFO: Start fixing DRV (Mem = 1282.09M) ...
[02/02 17:21:30    139s] Begin: GigaOpt DRV Optimization
[02/02 17:21:30    139s] Glitch fixing enabled
[02/02 17:21:31    139s] Info: 1 clock net  excluded from IPO operation.
[02/02 17:21:31    139s] End AAE Lib Interpolated Model. (MEM=1282.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:21:31    139s] 
[02/02 17:21:31    139s] Power Net Detected:
[02/02 17:21:31    139s]     Voltage	    Name
[02/02 17:21:31    139s]     0.00V	    VSS
[02/02 17:21:31    139s]     1.10V	    VDD
[02/02 17:21:32    139s]     0.00V	    VSS
[02/02 17:21:32    139s]     1.10V	    VDD
[02/02 17:21:32    139s] MY_CLK(357.143MHz) **Info: maxClkFreq: 3.57143e+08, FlopMeanTranDen: 4.18767e+06, FlopCount: 399, scaledTranDenForUnitPwr: 209383
[02/02 17:21:47    141s] 
[02/02 17:21:47    141s] PhyDesignGrid: maxLocalDensity 0.96
[02/02 17:21:47    141s] ### Creating PhyDesignMc. totSessionCpu=0:02:21 mem=1298.1M
[02/02 17:21:47    141s] #spOpts: mergeVia=F 
[02/02 17:21:47    141s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:21 mem=1298.1M
[02/02 17:21:47    141s] ### Creating LA Mngr. totSessionCpu=0:02:21 mem=1298.1M
[02/02 17:21:55    141s] ### Creating LA Mngr, finished. totSessionCpu=0:02:22 mem=1318.1M
[02/02 17:21:59    142s] ### Creating LA Mngr. totSessionCpu=0:02:22 mem=1471.2M
[02/02 17:21:59    142s] ### Creating LA Mngr, finished. totSessionCpu=0:02:22 mem=1471.2M
[02/02 17:21:59    142s] 
[02/02 17:21:59    142s] Creating Lib Analyzer ...
[02/02 17:21:59    142s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/02 17:21:59    142s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/02 17:21:59    142s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/02 17:21:59    142s] 
[02/02 17:22:06    142s] Creating Lib Analyzer, finished. 
[02/02 17:22:18    143s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[02/02 17:22:21    144s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/02 17:22:21    144s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[02/02 17:22:21    144s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/02 17:22:21    144s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/02 17:22:21    144s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/02 17:22:24    144s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/02 17:22:26    144s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  58.03|          |         |
[02/02 17:22:26    144s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/02 17:22:27    144s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  58.03| 0:00:00.0|  1528.5M|
[02/02 17:22:27    144s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/02 17:22:27    144s] **** Begin NDR-Layer Usage Statistics ****
[02/02 17:22:27    144s] Layer 4 has 1 constrained nets 
[02/02 17:22:27    144s] **** End NDR-Layer Usage Statistics ****
[02/02 17:22:27    144s] 
[02/02 17:22:27    144s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:09.0 mem=1528.5M) ***
[02/02 17:22:27    144s] 
[02/02 17:22:27    144s] Begin: glitch net info
[02/02 17:22:28    144s] glitch slack range: number of glitch nets
[02/02 17:22:28    144s] glitch slack < -0.32 : 0
[02/02 17:22:28    144s] -0.32 < glitch slack < -0.28 : 0
[02/02 17:22:28    144s] -0.28 < glitch slack < -0.24 : 0
[02/02 17:22:28    144s] -0.24 < glitch slack < -0.2 : 0
[02/02 17:22:28    144s] -0.2 < glitch slack < -0.16 : 0
[02/02 17:22:28    144s] -0.16 < glitch slack < -0.12 : 0
[02/02 17:22:28    144s] -0.12 < glitch slack < -0.08 : 0
[02/02 17:22:28    144s] -0.08 < glitch slack < -0.04 : 0
[02/02 17:22:28    144s] -0.04 < glitch slack : 0
[02/02 17:22:28    144s] End: glitch net info
[02/02 17:22:28    144s] drv optimizer changes nothing and skips refinePlace
[02/02 17:22:28    144s] End: GigaOpt DRV Optimization
[02/02 17:22:28    144s] **optDesign ... cpu = 0:00:27, real = 0:05:21, mem = 1060.7M, totSessionCpu=0:02:25 **
[02/02 17:22:28    144s] *info:
[02/02 17:22:28    144s] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1389.32M).
[02/02 17:22:36    145s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.97min mem=1389.3M)                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.937  |  0.002  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:05:29, mem = 1060.7M, totSessionCpu=0:02:25 **
[02/02 17:22:38    145s]   DRV Snapshot: (REF)
[02/02 17:22:38    145s]          Tran DRV: 0
[02/02 17:22:38    145s]           Cap DRV: 0
[02/02 17:22:38    145s]        Fanout DRV: 0
[02/02 17:22:38    145s]            Glitch: 0
[02/02 17:22:38    145s] *** Timing Is met
[02/02 17:22:38    145s] *** Check timing (0:00:00.0)
[02/02 17:22:38    145s] *** Setup timing is met (target slack 0ns)
[02/02 17:22:40    145s]   Timing Snapshot: (REF)
[02/02 17:22:40    145s]      Weighted WNS: 0.000
[02/02 17:22:40    145s]       All  PG WNS: 0.000
[02/02 17:22:40    145s]       High PG WNS: 0.000
[02/02 17:22:40    145s]       All  PG TNS: 0.000
[02/02 17:22:40    145s]       High PG TNS: 0.000
[02/02 17:22:40    145s]    Category Slack: { [L, 0.002] [H, 0.937] }
[02/02 17:22:40    145s] 
[02/02 17:22:41    145s] Running postRoute recovery in preEcoRoute mode
[02/02 17:22:41    145s] **optDesign ... cpu = 0:00:28, real = 0:05:34, mem = 1054.6M, totSessionCpu=0:02:26 **
[02/02 17:22:43    145s]   DRV Snapshot: (TGT)
[02/02 17:22:43    145s]          Tran DRV: 0
[02/02 17:22:43    145s]           Cap DRV: 0
[02/02 17:22:43    145s]        Fanout DRV: 0
[02/02 17:22:43    145s]            Glitch: 0
[02/02 17:22:43    145s] Checking DRV degradation...
[02/02 17:22:43    145s] 
[02/02 17:22:43    145s] Recovery Manager:
[02/02 17:22:43    145s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/02 17:22:43    145s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/02 17:22:43    145s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[02/02 17:22:43    145s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[02/02 17:22:43    145s] 
[02/02 17:22:43    145s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/02 17:22:44    145s] *** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:03, mem=1322.55M, totSessionCpu=0:02:26).
[02/02 17:22:44    145s] **optDesign ... cpu = 0:00:28, real = 0:05:37, mem = 1054.6M, totSessionCpu=0:02:26 **
[02/02 17:22:44    145s] 
[02/02 17:22:48    146s]   Timing/DRV Snapshot: (REF)
[02/02 17:22:48    146s]      Weighted WNS: 0.000
[02/02 17:22:48    146s]       All  PG WNS: 0.000
[02/02 17:22:48    146s]       High PG WNS: 0.000
[02/02 17:22:48    146s]       All  PG TNS: 0.000
[02/02 17:22:48    146s]       High PG TNS: 0.000
[02/02 17:22:48    146s]          Tran DRV: 0
[02/02 17:22:48    146s]           Cap DRV: 0
[02/02 17:22:48    146s]        Fanout DRV: 0
[02/02 17:22:48    146s]            Glitch: 0
[02/02 17:22:48    146s]    Category Slack: { [L, 0.002] [H, 0.937] }
[02/02 17:22:48    146s] 
[02/02 17:22:48    146s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=1322.6M
[02/02 17:22:48    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=1322.6M
[02/02 17:22:48    146s] Default Rule : ""
[02/02 17:22:48    146s] Non Default Rules :
[02/02 17:22:49    146s] Worst Slack : 0.937 ns
[02/02 17:22:49    146s] Total 0 nets layer assigned (0.1).
[02/02 17:22:49    146s] GigaOpt: setting up router preferences
[02/02 17:22:49    146s] GigaOpt: 0 nets assigned router directives
[02/02 17:22:49    146s] 
[02/02 17:22:49    146s] Start Assign Priority Nets ...
[02/02 17:22:49    146s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/02 17:22:50    146s] Existing Priority Nets 0 (0.0%)
[02/02 17:22:50    146s] Assigned Priority Nets 0 (0.0%)
[02/02 17:22:50    146s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=1379.8M
[02/02 17:22:50    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=1379.8M
[02/02 17:22:50    146s] ### Creating LA Mngr. totSessionCpu=0:02:26 mem=1379.8M
[02/02 17:22:50    146s] ### Creating LA Mngr, finished. totSessionCpu=0:02:26 mem=1379.8M
[02/02 17:22:53    146s] Default Rule : ""
[02/02 17:22:53    146s] Non Default Rules :
[02/02 17:22:54    146s] Worst Slack : 0.002 ns
[02/02 17:22:54    146s] Total 0 nets layer assigned (0.3).
[02/02 17:22:54    146s] GigaOpt: setting up router preferences
[02/02 17:22:55    146s] GigaOpt: 0 nets assigned router directives
[02/02 17:22:55    146s] 
[02/02 17:22:55    146s] Start Assign Priority Nets ...
[02/02 17:22:55    146s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[02/02 17:22:55    146s] Existing Priority Nets 0 (0.0%)
[02/02 17:22:55    146s] Total Assign Priority Nets 24 (0.3%)
[02/02 17:23:03    147s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.937  |  0.002  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:05:56, mem = 976.8M, totSessionCpu=0:02:28 **
[02/02 17:23:04    147s] *** Starting refinePlace (0:02:28 mem=1251.8M) ***
[02/02 17:23:04    147s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/02 17:23:04    147s] Starting refinePlace ...
[02/02 17:23:04    147s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/02 17:23:04    147s] Density distribution unevenness ratio = 6.227%
[02/02 17:23:05    147s]   Spread Effort: high, post-route mode, useDDP on.
[02/02 17:23:05    147s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:01.0, mem=1251.8MB) @(0:02:28 - 0:02:28).
[02/02 17:23:05    147s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 17:23:05    147s] wireLenOptFixPriorityInst 0 inst fixed
[02/02 17:23:06    147s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 17:23:06    147s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1251.8MB) @(0:02:28 - 0:02:28).
[02/02 17:23:06    147s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 17:23:06    147s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1251.8MB
[02/02 17:23:06    147s] Statistics of distance of Instance movement in refine placement:
[02/02 17:23:06    147s]   maximum (X+Y) =         0.00 um
[02/02 17:23:06    147s]   mean    (X+Y) =         0.00 um
[02/02 17:23:06    147s] Summary Report:
[02/02 17:23:06    147s] Instances move: 0 (out of 6552 movable)
[02/02 17:23:06    147s] Instances flipped: 0
[02/02 17:23:06    147s] Mean displacement: 0.00 um
[02/02 17:23:06    147s] Max displacement: 0.00 um 
[02/02 17:23:06    147s] Total instances moved : 0
[02/02 17:23:06    147s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/02 17:23:06    147s] Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1251.8MB
[02/02 17:23:06    147s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:02.0, mem=1251.8MB) @(0:02:28 - 0:02:28).
[02/02 17:23:06    147s] *** Finished refinePlace (0:02:28 mem=1251.8M) ***
[02/02 17:23:07    147s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/02 17:23:07    147s] Density distribution unevenness ratio = 6.227%
[02/02 17:23:07    147s] -routeWithEco false                       # bool, default=false
[02/02 17:23:07    147s] -routeWithEco true                        # bool, default=false, user setting
[02/02 17:23:07    147s] -routeSelectedNetOnly false               # bool, default=false
[02/02 17:23:07    147s] -routeWithTimingDriven false              # bool, default=false, user setting
[02/02 17:23:07    147s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/02 17:23:07    147s] 
[02/02 17:23:07    147s] globalDetailRoute
[02/02 17:23:07    147s] 
[02/02 17:23:07    147s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[02/02 17:23:07    147s] #setNanoRouteMode -routeWithEco true
[02/02 17:23:07    147s] #setNanoRouteMode -routeWithSiDriven false
[02/02 17:23:07    147s] #setNanoRouteMode -routeWithTimingDriven false
[02/02 17:23:07    147s] #Start globalDetailRoute on Tue Feb  2 17:23:07 2021
[02/02 17:23:07    147s] #
[02/02 17:23:07    147s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d'. 7080 times net's RC data read were performed.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[31] of net instruction_ID_in[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[30] of net instruction_ID_in[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[29] of net instruction_ID_in[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[28] of net instruction_ID_in[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[27] of net instruction_ID_in[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[26] of net instruction_ID_in[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[25] of net instruction_ID_in[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[24] of net instruction_ID_in[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[23] of net instruction_ID_in[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[22] of net instruction_ID_in[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[21] of net instruction_ID_in[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[20] of net instruction_ID_in[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[19] of net instruction_ID_in[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[18] of net instruction_ID_in[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[17] of net instruction_ID_in[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[16] of net instruction_ID_in[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[15] of net instruction_ID_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[14] of net instruction_ID_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:23:09    148s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[02/02 17:23:09    148s] #To increase the message display limit, refer to the product command reference manual.
[02/02 17:23:10    148s] ### Net info: total nets: 7088
[02/02 17:23:10    148s] ### Net info: dirty nets: 0
[02/02 17:23:10    148s] ### Net info: marked as disconnected nets: 0
[02/02 17:23:16    148s] ### Net info: fully routed nets: 7010
[02/02 17:23:16    148s] ### Net info: trivial (single pin) nets: 0
[02/02 17:23:16    148s] ### Net info: unrouted nets: 78
[02/02 17:23:16    148s] ### Net info: re-extraction nets: 0
[02/02 17:23:16    148s] ### Net info: ignored nets: 0
[02/02 17:23:16    148s] ### Net info: skip routing nets: 0
[02/02 17:23:16    148s] ### import route signature (19) = 1693989616
[02/02 17:23:17    148s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[02/02 17:23:17    148s] #RTESIG:78da8d90c10a824014455bf7158fd18541dabbe38c3adba06d85545b31d00824c119ff3f
[02/02 17:23:17    148s] #       a9ad35beed3d9ccb7d41783b94249027406cb9e00a742c91732e114b68bd435e4dd1752f
[02/02 17:23:17    148s] #       d641783a5fc08690f0e7286abbbe765b1a6d33906d9c7bbe1e9b2fa73493a847d70b8aac
[02/02 17:23:17    148s] #       1ba66016cbb294dabab30d45f7beef6619a3158113783bc1905e1b64a1c80de35f2685f6
[02/02 17:23:17    148s] #       8b54c15e912acc0291815f64164cd35293f8f9f0d51bcaad91d4
[02/02 17:23:17    148s] #
[02/02 17:23:17    148s] #RTESIG:78da8d90c10a824014455bf7158fd18541dabbe38c3adba06d85545b31d00824c119ff3f
[02/02 17:23:17    148s] #       a9ad35beed3d9ccb7d41783b94249027406cb9e00a742c91732e114b68bd435e4dd1752f
[02/02 17:23:17    148s] #       d641783a5fc08690f0e7286abbbe765b1a6d33906d9c7bbe1e9b2fa73493a847d70b8aac
[02/02 17:23:17    148s] #       1ba66016cbb294dabab30d45f7beef6619a3158113783bc1905e1b64a1c80de35f2685f6
[02/02 17:23:17    148s] #       8b54c15e912acc0291815f64164cd35293f8f9f0d51bcaad91d4
[02/02 17:23:17    148s] #
[02/02 17:23:18    148s] #Start routing data preparation on Tue Feb  2 17:23:18 2021
[02/02 17:23:18    148s] #
[02/02 17:23:18    148s] #Minimum voltage of a net in the design = 0.000.
[02/02 17:23:18    148s] #Maximum voltage of a net in the design = 1.100.
[02/02 17:23:18    148s] #Voltage range [0.000 - 0.000] has 1 net.
[02/02 17:23:18    148s] #Voltage range [1.100 - 1.100] has 1 net.
[02/02 17:23:18    148s] #Voltage range [0.000 - 1.100] has 7086 nets.
[02/02 17:23:19    148s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[02/02 17:23:19    148s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[02/02 17:23:19    148s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[02/02 17:23:19    148s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 17:23:19    148s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 17:23:19    148s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 17:23:19    148s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/02 17:23:19    148s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/02 17:23:19    148s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[02/02 17:23:19    148s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[02/02 17:23:22    149s] #Regenerating Ggrids automatically.
[02/02 17:23:22    149s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[02/02 17:23:22    149s] #Using automatically generated G-grids.
[02/02 17:23:22    149s] #Done routing data preparation.
[02/02 17:23:22    149s] #cpu time = 00:00:00, elapsed time = 00:00:04, memory = 974.33 (MB), peak = 1130.80 (MB)
[02/02 17:23:22    149s] #Merging special wires...
[02/02 17:23:23    149s] #Found 0 nets for post-route si or timing fixing.
[02/02 17:23:23    149s] #
[02/02 17:23:23    149s] #Finished routing data preparation on Tue Feb  2 17:23:23 2021
[02/02 17:23:23    149s] #
[02/02 17:23:23    149s] #Cpu time = 00:00:00
[02/02 17:23:23    149s] #Elapsed time = 00:00:05
[02/02 17:23:23    149s] #Increased memory = 4.13 (MB)
[02/02 17:23:23    149s] #Total memory = 974.34 (MB)
[02/02 17:23:23    149s] #Peak memory = 1130.80 (MB)
[02/02 17:23:23    149s] #
[02/02 17:23:23    149s] #
[02/02 17:23:23    149s] #Start global routing on Tue Feb  2 17:23:23 2021
[02/02 17:23:23    149s] #
[02/02 17:23:23    149s] #WARNING (NRGR-22) Design is already detail routed.
[02/02 17:23:23    149s] ### route signature (22) = 1715933524
[02/02 17:23:23    149s] ### violation signature (19) = 1905142130
[02/02 17:23:25    149s] ### route signature (25) = 1547126448
[02/02 17:23:25    149s] ### violation signature (22) = 1905142130
[02/02 17:23:25    149s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/02 17:23:25    149s] #Cpu time = 00:00:01
[02/02 17:23:25    149s] #Elapsed time = 00:00:08
[02/02 17:23:25    149s] #Increased memory = 4.22 (MB)
[02/02 17:23:25    149s] #Total memory = 974.34 (MB)
[02/02 17:23:25    149s] #Peak memory = 1130.80 (MB)
[02/02 17:23:26    149s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/02 17:23:29    149s] #
[02/02 17:23:29    149s] #Start Detail Routing..
[02/02 17:23:29    149s] #start initial detail routing ...
[02/02 17:23:29    149s] #   number of violations = 0
[02/02 17:23:29    149s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 976.46 (MB), peak = 1130.80 (MB)
[02/02 17:23:30    149s] #start 1st optimization iteration ...
[02/02 17:23:30    149s] #   number of violations = 0
[02/02 17:23:30    149s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 976.46 (MB), peak = 1130.80 (MB)
[02/02 17:23:30    149s] #Complete Detail Routing.
[02/02 17:23:30    149s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 17:23:30    149s] #Total wire length = 100503 um.
[02/02 17:23:30    149s] #Total half perimeter of net bounding box = 80402 um.
[02/02 17:23:30    149s] #Total wire length on LAYER metal1 = 5160 um.
[02/02 17:23:30    149s] #Total wire length on LAYER metal2 = 39560 um.
[02/02 17:23:30    149s] #Total wire length on LAYER metal3 = 40886 um.
[02/02 17:23:30    149s] #Total wire length on LAYER metal4 = 13824 um.
[02/02 17:23:30    149s] #Total wire length on LAYER metal5 = 983 um.
[02/02 17:23:30    149s] #Total wire length on LAYER metal6 = 89 um.
[02/02 17:23:30    149s] #Total wire length on LAYER metal7 = 0 um.
[02/02 17:23:30    149s] #Total wire length on LAYER metal8 = 0 um.
[02/02 17:23:30    149s] #Total wire length on LAYER metal9 = 0 um.
[02/02 17:23:30    149s] #Total wire length on LAYER metal10 = 0 um.
[02/02 17:23:30    149s] #Total number of vias = 46929
[02/02 17:23:30    149s] #Up-Via Summary (total 46929):
[02/02 17:23:30    149s] #           
[02/02 17:23:30    149s] #-----------------------
[02/02 17:23:30    149s] # metal1          27315
[02/02 17:23:30    149s] # metal2          17509
[02/02 17:23:30    149s] # metal3           2042
[02/02 17:23:30    149s] # metal4             57
[02/02 17:23:30    149s] # metal5              6
[02/02 17:23:30    149s] #-----------------------
[02/02 17:23:30    149s] #                 46929 
[02/02 17:23:30    149s] #
[02/02 17:23:30    149s] #Total number of DRC violations = 0
[02/02 17:23:31    149s] ### route signature (30) = 1547126448
[02/02 17:23:31    149s] ### violation signature (27) = 1905142130
[02/02 17:23:31    149s] #Cpu time = 00:00:00
[02/02 17:23:31    149s] #Elapsed time = 00:00:06
[02/02 17:23:31    149s] #Increased memory = 0.00 (MB)
[02/02 17:23:31    149s] #Total memory = 974.34 (MB)
[02/02 17:23:31    149s] #Peak memory = 1130.80 (MB)
[02/02 17:23:31    149s] #detailRoute Statistics:
[02/02 17:23:31    149s] #Cpu time = 00:00:00
[02/02 17:23:31    149s] #Elapsed time = 00:00:06
[02/02 17:23:31    149s] #Increased memory = 0.00 (MB)
[02/02 17:23:31    149s] #Total memory = 974.34 (MB)
[02/02 17:23:31    149s] #Peak memory = 1130.80 (MB)
[02/02 17:23:32    149s] ### export route signature (31) = 1547126448
[02/02 17:23:36    150s] #
[02/02 17:23:36    150s] #globalDetailRoute statistics:
[02/02 17:23:36    150s] #Cpu time = 00:00:02
[02/02 17:23:36    150s] #Elapsed time = 00:00:29
[02/02 17:23:36    150s] #Increased memory = -8.14 (MB)
[02/02 17:23:36    150s] #Total memory = 971.38 (MB)
[02/02 17:23:36    150s] #Peak memory = 1130.80 (MB)
[02/02 17:23:36    150s] #Number of warnings = 22
[02/02 17:23:36    150s] #Total number of warnings = 104
[02/02 17:23:36    150s] #Number of fails = 0
[02/02 17:23:36    150s] #Total number of fails = 0
[02/02 17:23:36    150s] #Complete globalDetailRoute on Tue Feb  2 17:23:36 2021
[02/02 17:23:36    150s] #
[02/02 17:23:36    150s] ### 
[02/02 17:23:36    150s] ###   Scalability Statistics
[02/02 17:23:36    150s] ### 
[02/02 17:23:36    150s] ### ------------------------+----------------+----------------+----------------+
[02/02 17:23:36    150s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[02/02 17:23:36    150s] ### ------------------------+----------------+----------------+----------------+
[02/02 17:23:36    150s] ###   Data Preparation      |        00:00:00|        00:00:04|             0.1|
[02/02 17:23:36    150s] ###   Global Routing        |        00:00:00|        00:00:00|             1.0|
[02/02 17:23:36    150s] ###   Detail Routing        |        00:00:00|        00:00:05|             0.1|
[02/02 17:23:36    150s] ###   Total                 |        00:00:02|        00:00:29|             0.1|
[02/02 17:23:36    150s] ### ------------------------+----------------+----------------+----------------+
[02/02 17:23:36    150s] ### 
[02/02 17:23:36    150s] **optDesign ... cpu = 0:00:33, real = 0:06:29, mem = 971.4M, totSessionCpu=0:02:30 **
[02/02 17:23:36    150s] -routeWithEco false                       # bool, default=false
[02/02 17:23:36    150s] -routeSelectedNetOnly false               # bool, default=false
[02/02 17:23:36    150s] -routeWithTimingDriven false              # bool, default=false, user setting
[02/02 17:23:36    150s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/02 17:23:37    150s] Extraction called for design 'RISCV' of instances=6552 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 17:23:37    150s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 17:23:37    150s] Type 'man IMPEXT-3530' for more detail.
[02/02 17:23:37    150s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 17:23:37    150s] RC Extraction called in multi-corner(1) mode.
[02/02 17:23:37    150s] Process corner(s) are loaded.
[02/02 17:23:37    150s]  Corner: my_rc
[02/02 17:23:37    150s] extractDetailRC Option : -outfile /tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d -maxResLength 200  -extended
[02/02 17:23:37    150s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 17:23:37    150s]       RC Corner Indexes            0   
[02/02 17:23:37    150s] Capacitance Scaling Factor   : 1.00000 
[02/02 17:23:37    150s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 17:23:37    150s] Resistance Scaling Factor    : 1.00000 
[02/02 17:23:37    150s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 17:23:37    150s] Clock Res. Scaling Factor    : 1.00000 
[02/02 17:23:37    150s] Shrink Factor                : 1.00000
[02/02 17:23:40    150s] Initializing multi-corner capacitance tables ... 
[02/02 17:23:40    150s] Initializing multi-corner resistance tables ...
[02/02 17:23:41    150s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1253.6M)
[02/02 17:23:42    150s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for storing RC.
[02/02 17:23:45    150s] Extracted 10.0018% (CPU Time= 0:00:00.4  MEM= 1327.6M)
[02/02 17:23:46    150s] Extracted 20.0014% (CPU Time= 0:00:00.5  MEM= 1327.6M)
[02/02 17:23:46    150s] Extracted 30.002% (CPU Time= 0:00:00.5  MEM= 1327.6M)
[02/02 17:23:47    151s] Extracted 40.0016% (CPU Time= 0:00:00.6  MEM= 1327.6M)
[02/02 17:23:49    151s] Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1327.6M)
[02/02 17:23:50    151s] Extracted 60.0018% (CPU Time= 0:00:00.9  MEM= 1327.6M)
[02/02 17:23:52    151s] Extracted 70.0014% (CPU Time= 0:00:01.0  MEM= 1327.6M)
[02/02 17:23:54    151s] Extracted 80.002% (CPU Time= 0:00:01.1  MEM= 1327.6M)
[02/02 17:23:56    151s] Extracted 90.0016% (CPU Time= 0:00:01.3  MEM= 1327.6M)
[02/02 17:24:01    152s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1331.6M)
[02/02 17:24:03    152s] Number of Extracted Resistors     : 135499
[02/02 17:24:03    152s] Number of Extracted Ground Cap.   : 142341
[02/02 17:24:03    152s] Number of Extracted Coupling Cap. : 219192
[02/02 17:24:03    152s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:24:03    152s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 17:24:03    152s]  Corner: my_rc
[02/02 17:24:03    152s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1303.6M)
[02/02 17:24:04    152s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb_Filter.rcdb.d' for storing RC.
[02/02 17:24:05    152s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 17:24:07    152s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1303.586M)
[02/02 17:24:07    152s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:24:07    152s] processing rcdb (/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 17:24:08    152s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1303.586M)
[02/02 17:24:08    152s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:31.0  MEM: 1303.586M)
[02/02 17:24:10    152s] **optDesign ... cpu = 0:00:35, real = 0:07:03, mem = 937.8M, totSessionCpu=0:02:33 **
[02/02 17:24:10    152s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 17:24:10    152s] Begin IPO call back ...
[02/02 17:24:15    153s] End IPO call back ...
[02/02 17:24:18    153s] #################################################################################
[02/02 17:24:18    153s] # Design Stage: PostRoute
[02/02 17:24:18    153s] # Design Name: RISCV
[02/02 17:24:18    153s] # Design Mode: 90nm
[02/02 17:24:18    153s] # Analysis Mode: MMMC OCV 
[02/02 17:24:18    153s] # Parasitics Mode: SPEF/RCDB
[02/02 17:24:18    153s] # Signoff Settings: SI On 
[02/02 17:24:18    153s] #################################################################################
[02/02 17:24:25    154s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:24:26    154s] Setting infinite Tws ...
[02/02 17:24:26    154s] First Iteration Infinite Tw... 
[02/02 17:24:26    154s] Calculate early delays in OCV mode...
[02/02 17:24:26    154s] Calculate late delays in OCV mode...
[02/02 17:24:26    154s] Topological Sorting (REAL = 0:00:00.0, MEM = 1241.3M, InitMEM = 1241.3M)
[02/02 17:24:26    154s] Start delay calculation (fullDC) (1 T). (MEM=1241.29)
[02/02 17:24:27    154s] Initializing multi-corner capacitance tables ... 
[02/02 17:24:27    154s] Initializing multi-corner resistance tables ...
[02/02 17:24:30    154s] End AAE Lib Interpolated Model. (MEM=1257.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:24:30    154s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:24:30    154s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1257.5M)
[02/02 17:24:30    154s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:25:52    161s] Total number of fetched objects 8172
[02/02 17:25:52    161s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 17:25:54    161s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:02.0)
[02/02 17:25:54    161s] End delay calculation. (MEM=1324.27 CPU=0:00:06.9 REAL=0:01:21)
[02/02 17:25:54    161s] End delay calculation (fullDC). (MEM=1324.27 CPU=0:00:07.5 REAL=0:01:28)
[02/02 17:25:54    161s] *** CDM Built up (cpu=0:00:08.1  real=0:01:36  mem= 1324.3M) ***
[02/02 17:26:05    162s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1324.3M)
[02/02 17:26:05    162s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 17:26:06    162s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1324.3M)
[02/02 17:26:06    162s] Starting SI iteration 2
[02/02 17:26:08    162s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:26:08    162s] Calculate early delays in OCV mode...
[02/02 17:26:08    162s] Calculate late delays in OCV mode...
[02/02 17:26:08    162s] Start delay calculation (fullDC) (1 T). (MEM=1332.32)
[02/02 17:26:09    162s] End AAE Lib Interpolated Model. (MEM=1332.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:26:12    162s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 17:26:12    162s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/02 17:26:12    162s] Total number of fetched objects 8172
[02/02 17:26:12    162s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 17:26:12    162s] End delay calculation. (MEM=1300.31 CPU=0:00:00.2 REAL=0:00:03.0)
[02/02 17:26:12    162s] End delay calculation (fullDC). (MEM=1300.31 CPU=0:00:00.3 REAL=0:00:04.0)
[02/02 17:26:12    162s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1300.3M) ***
[02/02 17:26:26    164s] *** Done Building Timing Graph (cpu=0:00:11.4 real=0:02:16 totSessionCpu=0:02:44 mem=1300.3M)
[02/02 17:26:26    164s] **optDesign ... cpu = 0:00:47, real = 0:09:19, mem = 979.5M, totSessionCpu=0:02:44 **
[02/02 17:26:26    164s] Executing marking Critical Nets1
[02/02 17:26:26    164s] Footprint XOR2_X1 has at least 2 pins...
[02/02 17:26:26    164s] Footprint XNOR2_X1 has at least 3 pins...
[02/02 17:26:26    164s] Footprint TLAT_X1 has at least 4 pins...
[02/02 17:26:26    164s] Footprint SDFF_X1 has at least 5 pins...
[02/02 17:26:26    164s] *** Number of Vt Cells Partition = 1
[02/02 17:26:26    164s] Running postRoute recovery in postEcoRoute mode
[02/02 17:26:26    164s] **optDesign ... cpu = 0:00:47, real = 0:09:19, mem = 979.5M, totSessionCpu=0:02:44 **
[02/02 17:26:33    164s]   Timing/DRV Snapshot: (TGT)
[02/02 17:26:33    164s]      Weighted WNS: 0.000
[02/02 17:26:33    164s]       All  PG WNS: 0.000
[02/02 17:26:33    164s]       High PG WNS: 0.000
[02/02 17:26:33    164s]       All  PG TNS: 0.000
[02/02 17:26:33    164s]       High PG TNS: 0.000
[02/02 17:26:33    164s]          Tran DRV: 0
[02/02 17:26:33    164s]           Cap DRV: 0
[02/02 17:26:33    164s]        Fanout DRV: 0
[02/02 17:26:33    164s]            Glitch: 0
[02/02 17:26:33    164s]    Category Slack: { [L, 0.002] [H, 0.937] }
[02/02 17:26:33    164s] 
[02/02 17:26:33    164s] Checking setup slack degradation ...
[02/02 17:26:33    164s] 
[02/02 17:26:33    164s] Recovery Manager:
[02/02 17:26:33    164s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.101) - Skip
[02/02 17:26:33    164s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.051) - Skip
[02/02 17:26:33    164s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[02/02 17:26:33    164s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/02 17:26:33    164s] 
[02/02 17:26:33    164s] Checking DRV degradation...
[02/02 17:26:33    164s] 
[02/02 17:26:33    164s] Recovery Manager:
[02/02 17:26:33    164s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/02 17:26:33    164s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/02 17:26:33    164s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[02/02 17:26:33    164s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[02/02 17:26:33    164s] 
[02/02 17:26:33    164s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[02/02 17:26:33    164s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:07, mem=1235.54M, totSessionCpu=0:02:45).
[02/02 17:26:33    164s] **optDesign ... cpu = 0:00:47, real = 0:09:26, mem = 979.6M, totSessionCpu=0:02:45 **
[02/02 17:26:33    164s] 
[02/02 17:26:33    164s] Latch borrow mode reset to max_borrow
[02/02 17:26:39    165s] Reported timing to dir ./timingReports
[02/02 17:26:39    165s] **optDesign ... cpu = 0:00:48, real = 0:09:32, mem = 979.6M, totSessionCpu=0:02:45 **
[02/02 17:26:39    165s] End AAE Lib Interpolated Model. (MEM=1235.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:26:40    165s] Begin: glitch net info
[02/02 17:26:40    165s] glitch slack range: number of glitch nets
[02/02 17:26:40    165s] glitch slack < -0.32 : 0
[02/02 17:26:40    165s] -0.32 < glitch slack < -0.28 : 0
[02/02 17:26:40    165s] -0.28 < glitch slack < -0.24 : 0
[02/02 17:26:40    165s] -0.24 < glitch slack < -0.2 : 0
[02/02 17:26:40    165s] -0.2 < glitch slack < -0.16 : 0
[02/02 17:26:40    165s] -0.16 < glitch slack < -0.12 : 0
[02/02 17:26:40    165s] -0.12 < glitch slack < -0.08 : 0
[02/02 17:26:40    165s] -0.08 < glitch slack < -0.04 : 0
[02/02 17:26:40    165s] -0.04 < glitch slack : 0
[02/02 17:26:40    165s] End: glitch net info
[02/02 17:26:55    166s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.937  |  0.002  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:49, real = 0:09:49, mem = 979.7M, totSessionCpu=0:02:47 **
[02/02 17:26:56    166s]  ReSet Options after AAE Based Opt flow 
[02/02 17:26:56    166s] *** Finished optDesign ***
[02/02 17:26:56    166s] 
[02/02 17:26:56    166s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:51.7 real=  0:10:21)
[02/02 17:26:56    166s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/02 17:26:56    166s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:05.0 real=  0:01:09)
[02/02 17:26:56    166s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:19.1 real=  0:03:45)
[02/02 17:26:56    166s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/02 17:26:56    166s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/02 17:26:56    166s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.0 real=  0:01:08)
[02/02 17:26:56    166s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:00.8 real=0:00:09.6)
[02/02 17:26:56    166s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.3 real=0:00:15.3)
[02/02 17:26:56    166s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:02.8 real=0:00:33.2)
[02/02 17:26:56    166s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:11.4 real=  0:02:17)
[02/02 17:26:56    166s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/02 17:26:56    166s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.1 real=0:00:13.1)
[02/02 17:26:56    166s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/02 17:26:56    166s] Info: pop threads available for lower-level modules during optimization.
[02/02 17:26:56    166s] Deleting Lib Analyzer.
[02/02 17:26:57    166s] Info: Destroy the CCOpt slew target map.
[02/02 17:26:57    166s] <CMD> optDesign -postRoute -hold
[02/02 17:26:57    166s] **WARN: (IMPOPT-576):	166 nets have unplaced terms. 
[02/02 17:26:57    166s] Type 'man IMPOPT-576' for more detail.
[02/02 17:26:57    166s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[02/02 17:26:57    166s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/02 17:26:57    166s] GigaOpt running with 1 threads.
[02/02 17:26:57    166s] Info: 1 threads available for lower-level modules during optimization.
[02/02 17:26:57    166s] #spOpts: mergeVia=F 
[02/02 17:26:57    166s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[02/02 17:26:58    166s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/02 17:26:58    166s] #spOpts: mergeVia=F 
[02/02 17:26:59    167s] #spOpts: mergeVia=F 
[02/02 17:27:00    167s] 
[02/02 17:27:00    167s] Creating Lib Analyzer ...
[02/02 17:27:00    167s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/02 17:27:00    167s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/02 17:27:00    167s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/02 17:27:00    167s] 
[02/02 17:27:07    167s] Creating Lib Analyzer, finished. 
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (IMPOPT-665):	instruction_ID_in[14] : Net has unplaced terms or is connected to uplaced instances in design. 
[02/02 17:27:07    167s] Type 'man IMPOPT-665' for more detail.
[02/02 17:27:07    167s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[02/02 17:27:07    167s] To increase the message display limit, refer to the product command reference manual.
[02/02 17:27:07    167s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 980.6M, totSessionCpu=0:02:48 **
[02/02 17:27:07    167s] Begin checking placement ... (start mem=1251.5M, init mem=1251.5M)
[02/02 17:27:09    167s] *info: Placed = 6552          
[02/02 17:27:09    167s] *info: Unplaced = 0           
[02/02 17:27:09    167s] Placement Density:58.03%(14816/25533)
[02/02 17:27:09    167s] Placement Density (including fixed std cells):58.03%(14816/25533)
[02/02 17:27:09    167s] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1251.5M)
[02/02 17:27:09    167s]  Initial DC engine is -> aae
[02/02 17:27:09    167s]  
[02/02 17:27:09    167s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/02 17:27:09    167s]  
[02/02 17:27:09    167s]  
[02/02 17:27:09    167s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/02 17:27:09    167s]  
[02/02 17:27:09    167s] Reset EOS DB
[02/02 17:27:09    167s] Ignoring AAE DB Resetting ...
[02/02 17:27:09    167s]  Set Options for AAE Based Opt flow 
[02/02 17:27:09    167s] *** optDesign -postRoute ***
[02/02 17:27:09    167s] DRC Margin: user margin 0.0; extra margin 0
[02/02 17:27:09    167s] Setup Target Slack: user slack 0
[02/02 17:27:09    167s] Hold Target Slack: user slack 0
[02/02 17:27:09    167s] -powerEffort none                          # enums={none low high}, default=none
[02/02 17:27:09    167s] Deleting Cell Server ...
[02/02 17:27:09    167s] Deleting Lib Analyzer.
[02/02 17:27:09    167s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:27:09    167s] Summary for sequential cells identification: 
[02/02 17:27:09    167s]   Identified SBFF number: 16
[02/02 17:27:09    167s]   Identified MBFF number: 0
[02/02 17:27:09    167s]   Identified SB Latch number: 0
[02/02 17:27:09    167s]   Identified MB Latch number: 0
[02/02 17:27:09    167s]   Not identified SBFF number: 0
[02/02 17:27:09    167s]   Not identified MBFF number: 0
[02/02 17:27:09    167s]   Not identified SB Latch number: 0
[02/02 17:27:09    167s]   Not identified MB Latch number: 0
[02/02 17:27:09    167s]   Number of sequential cells which are not FFs: 13
[02/02 17:27:09    167s] Creating Cell Server, finished. 
[02/02 17:27:09    167s] 
[02/02 17:27:09    167s] Deleting Cell Server ...
[02/02 17:27:09    167s] ** INFO : this run is activating 'postRoute' automaton
[02/02 17:27:10    167s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d'. 7080 times net's RC data read were performed.
[02/02 17:27:10    167s] Extraction called for design 'RISCV' of instances=6552 and nets=7088 using extraction engine 'postRoute' at effort level 'low' .
[02/02 17:27:10    167s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 17:27:10    167s] Type 'man IMPEXT-3530' for more detail.
[02/02 17:27:10    167s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 17:27:10    167s] RC Extraction called in multi-corner(1) mode.
[02/02 17:27:10    167s] Process corner(s) are loaded.
[02/02 17:27:10    167s]  Corner: my_rc
[02/02 17:27:10    167s] extractDetailRC Option : -outfile /tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d -maxResLength 200  -extended
[02/02 17:27:10    167s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 17:27:10    167s]       RC Corner Indexes            0   
[02/02 17:27:10    167s] Capacitance Scaling Factor   : 1.00000 
[02/02 17:27:10    167s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 17:27:10    167s] Resistance Scaling Factor    : 1.00000 
[02/02 17:27:10    167s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 17:27:10    167s] Clock Res. Scaling Factor    : 1.00000 
[02/02 17:27:10    167s] Shrink Factor                : 1.00000
[02/02 17:27:13    168s] Initializing multi-corner capacitance tables ... 
[02/02 17:27:13    168s] Initializing multi-corner resistance tables ...
[02/02 17:27:14    168s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1243.5M)
[02/02 17:27:16    168s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for storing RC.
[02/02 17:27:18    168s] Extracted 10.0018% (CPU Time= 0:00:00.4  MEM= 1317.6M)
[02/02 17:27:19    168s] Extracted 20.0014% (CPU Time= 0:00:00.5  MEM= 1317.6M)
[02/02 17:27:20    168s] Extracted 30.002% (CPU Time= 0:00:00.5  MEM= 1317.6M)
[02/02 17:27:21    168s] Extracted 40.0016% (CPU Time= 0:00:00.6  MEM= 1317.6M)
[02/02 17:27:23    168s] Extracted 50.0023% (CPU Time= 0:00:00.8  MEM= 1317.6M)
[02/02 17:27:25    169s] Extracted 60.0018% (CPU Time= 0:00:00.9  MEM= 1317.6M)
[02/02 17:27:27    169s] Extracted 70.0014% (CPU Time= 0:00:01.0  MEM= 1317.6M)
[02/02 17:27:29    169s] Extracted 80.002% (CPU Time= 0:00:01.2  MEM= 1317.6M)
[02/02 17:27:32    169s] Extracted 90.0016% (CPU Time= 0:00:01.3  MEM= 1317.6M)
[02/02 17:27:39    169s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1321.6M)
[02/02 17:27:40    170s] Number of Extracted Resistors     : 135499
[02/02 17:27:40    170s] Number of Extracted Ground Cap.   : 142341
[02/02 17:27:40    170s] Number of Extracted Coupling Cap. : 219192
[02/02 17:27:40    170s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:27:40    170s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 17:27:40    170s]  Corner: my_rc
[02/02 17:27:41    170s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1297.6M)
[02/02 17:27:41    170s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb_Filter.rcdb.d' for storing RC.
[02/02 17:27:43    170s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d'. 7081 times net's RC data read were performed.
[02/02 17:27:44    170s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1297.570M)
[02/02 17:27:44    170s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:27:44    170s] processing rcdb (/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 17:27:45    170s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1297.570M)
[02/02 17:27:45    170s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:35.0  MEM: 1297.570M)
[02/02 17:27:46    170s] Unfixed 0 ViaPillar Nets
[02/02 17:27:47    170s] *info: All cells identified as Buffer and Delay cells:
[02/02 17:27:47    170s] *info:   with footprint "BUF_X1" or "BUF_X1": 
[02/02 17:27:47    170s] *info: ------------------------------------------------------------------
[02/02 17:27:47    170s] *info: (dly) CLKBUF_X1           -  NangateOpenCellLibrary
[02/02 17:27:47    170s] *info: (dly) BUF_X1              -  NangateOpenCellLibrary
[02/02 17:27:47    170s] *info: (dly) CLKBUF_X2           -  NangateOpenCellLibrary
[02/02 17:27:47    170s] *info: (dly) BUF_X2              -  NangateOpenCellLibrary
[02/02 17:27:47    170s] *info: (dly) CLKBUF_X3           -  NangateOpenCellLibrary
[02/02 17:27:47    170s] *info: (dly) BUF_X4              -  NangateOpenCellLibrary
[02/02 17:27:47    170s] *info: (dly) BUF_X8              -  NangateOpenCellLibrary
[02/02 17:27:47    170s] *info: (dly) BUF_X16             -  NangateOpenCellLibrary
[02/02 17:27:47    170s] *info: (dly) BUF_X32             -  NangateOpenCellLibrary
[02/02 17:27:47    170s] Unfixed 0 ViaPillar Nets
[02/02 17:27:47    170s] GigaOpt Hold Optimizer is used
[02/02 17:27:47    170s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:27:47    170s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1275.3M)
[02/02 17:27:48    170s] Initializing multi-corner capacitance tables ... 
[02/02 17:27:48    170s] Initializing multi-corner resistance tables ...
[02/02 17:27:48    170s] End AAE Lib Interpolated Model. (MEM=1275.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:27:48    170s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:51 mem=1275.3M ***
[02/02 17:27:59    171s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 17:27:59    171s] Begin IPO call back ...
[02/02 17:28:04    171s] End IPO call back ...
[02/02 17:28:06    172s] #################################################################################
[02/02 17:28:06    172s] # Design Stage: PostRoute
[02/02 17:28:06    172s] # Design Name: RISCV
[02/02 17:28:06    172s] # Design Mode: 90nm
[02/02 17:28:06    172s] # Analysis Mode: MMMC OCV 
[02/02 17:28:06    172s] # Parasitics Mode: SPEF/RCDB
[02/02 17:28:06    172s] # Signoff Settings: SI On 
[02/02 17:28:06    172s] #################################################################################
[02/02 17:28:09    172s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:28:09    172s] Setting infinite Tws ...
[02/02 17:28:09    172s] First Iteration Infinite Tw... 
[02/02 17:28:09    172s] Calculate early delays in OCV mode...
[02/02 17:28:09    172s] Calculate late delays in OCV mode...
[02/02 17:28:09    172s] Topological Sorting (REAL = 0:00:00.0, MEM = 1273.3M, InitMEM = 1273.3M)
[02/02 17:28:09    172s] Start delay calculation (fullDC) (1 T). (MEM=1273.3)
[02/02 17:28:12    172s] End AAE Lib Interpolated Model. (MEM=1289.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:29:30    179s] Total number of fetched objects 8172
[02/02 17:29:30    179s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 17:29:31    180s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 17:29:31    180s] End delay calculation. (MEM=1346.75 CPU=0:00:07.1 REAL=0:01:16)
[02/02 17:29:31    180s] End delay calculation (fullDC). (MEM=1346.75 CPU=0:00:07.6 REAL=0:01:22)
[02/02 17:29:31    180s] *** CDM Built up (cpu=0:00:07.8  real=0:01:25  mem= 1346.7M) ***
[02/02 17:29:40    180s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1346.7M)
[02/02 17:29:40    180s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 17:29:41    180s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1346.7M)
[02/02 17:29:41    180s] Starting SI iteration 2
[02/02 17:29:43    181s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:29:43    181s] Calculate early delays in OCV mode...
[02/02 17:29:43    181s] Calculate late delays in OCV mode...
[02/02 17:29:43    181s] Start delay calculation (fullDC) (1 T). (MEM=1354.79)
[02/02 17:29:44    181s] End AAE Lib Interpolated Model. (MEM=1354.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:29:46    181s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 17:29:46    181s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8172. 
[02/02 17:29:46    181s] Total number of fetched objects 8172
[02/02 17:29:46    181s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 17:29:46    181s] End delay calculation. (MEM=1322.79 CPU=0:00:00.2 REAL=0:00:02.0)
[02/02 17:29:46    181s] End delay calculation (fullDC). (MEM=1322.79 CPU=0:00:00.3 REAL=0:00:03.0)
[02/02 17:29:46    181s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1322.8M) ***
[02/02 17:29:52    181s]     0.00V	    VSS
[02/02 17:29:52    181s]     1.10V	    VDD
[02/02 17:29:54    182s] The following 7081 nets have been defined in previous VCD files
[02/02 17:29:54    182s] The transition density and duty cycle have been overriden with current file:
[02/02 17:29:54    182s] EX_ALU_in1_s[0]
[02/02 17:29:54    182s] EX_ALU_in1_s[1]
[02/02 17:29:54    182s] EX_ALU_in1_s[2]
[02/02 17:29:54    182s] EX_ALU_in1_s[3]
[02/02 17:29:54    182s] EX_ALU_in1_s[4]
[02/02 17:29:54    182s] EX_ALU_in1_s[5]
[02/02 17:29:54    182s] EX_ALU_in1_s[6]
[02/02 17:29:54    182s] EX_ALU_in1_s[7]
[02/02 17:29:54    182s] EX_ALU_in1_s[8]
[02/02 17:29:54    182s] EX_ALU_in1_s[9]
[02/02 17:29:54    182s] EX_ALU_in1_s[10]
[02/02 17:29:54    182s] EX_ALU_in1_s[11]
[02/02 17:29:54    182s] EX_ALU_in1_s[12]
[02/02 17:29:54    182s] EX_ALU_in1_s[13]
[02/02 17:29:54    182s] EX_ALU_in1_s[14]
[02/02 17:29:54    182s] EX_ALU_in1_s[15]
[02/02 17:29:54    182s] EX_ALU_in1_s[16]
[02/02 17:29:54    182s] EX_ALU_in1_s[17]
[02/02 17:29:54    182s] EX_ALU_in1_s[18]
[02/02 17:29:54    182s] EX_ALU_in1_s[19]
[02/02 17:29:54    182s] EX_ALU_in1_s[20]
[02/02 17:29:54    182s] EX_ALU_in1_s[21]
[02/02 17:29:54    182s] EX_ALU_in1_s[22]
[02/02 17:29:54    182s] EX_ALU_in1_s[23]
[02/02 17:29:54    182s] EX_ALU_in1_s[24]
[02/02 17:29:54    182s] EX_ALU_in1_s[25]
[02/02 17:29:54    182s] EX_ALU_in1_s[26]
[02/02 17:29:54    182s] EX_ALU_in1_s[27]
[02/02 17:29:54    182s] EX_ALU_in1_s[28]
[02/02 17:29:54    182s] EX_ALU_in1_s[29]
[02/02 17:29:54    182s] EX_ALU_in1_s[30]
[02/02 17:29:54    182s] EX_ALU_ctr[0]
[02/02 17:29:54    182s] EX_ALU_ctr[1]
[02/02 17:29:54    182s] EX_ALU_ctr[2]
[02/02 17:29:54    182s] ID_q_s[13]
[02/02 17:29:54    182s] ID_q_s[14]
[02/02 17:29:54    182s] ID_q_s[15]
[02/02 17:29:54    182s] immediate_WB_in_s[0]
[02/02 17:29:54    182s] immediate_WB_in_s[1]
[02/02 17:29:54    182s] immediate_WB_in_s[2]
[02/02 17:29:54    182s] immediate_WB_in_s[3]
[02/02 17:29:54    182s] immediate_WB_in_s[4]
[02/02 17:29:54    182s] immediate_WB_in_s[5]
[02/02 17:29:54    182s] immediate_WB_in_s[6]
[02/02 17:29:54    182s] immediate_WB_in_s[7]
[02/02 17:29:54    182s] immediate_WB_in_s[8]
[02/02 17:29:54    182s] immediate_WB_in_s[9]
[02/02 17:29:54    182s] immediate_WB_in_s[10]
[02/02 17:29:54    182s] immediate_WB_in_s[11]
[02/02 17:29:54    182s] immediate_WB_in_s[12]
[02/02 17:29:54    182s] immediate_WB_in_s[13]
[02/02 17:29:54    182s] immediate_WB_in_s[14]
[02/02 17:29:54    182s] immediate_WB_in_s[15]
[02/02 17:29:54    182s] immediate_WB_in_s[16]
[02/02 17:29:54    182s] immediate_WB_in_s[17]
[02/02 17:29:54    182s] immediate_WB_in_s[18]
[02/02 17:29:54    182s] immediate_WB_in_s[19]
[02/02 17:29:54    182s] immediate_WB_in_s[20]
[02/02 17:29:54    182s] immediate_WB_in_s[21]
[02/02 17:29:54    182s] immediate_WB_in_s[22]
[02/02 17:29:54    182s] immediate_WB_in_s[23]
[02/02 17:29:54    182s] immediate_WB_in_s[24]
[02/02 17:29:54    182s] immediate_WB_in_s[25]
[02/02 17:29:54    182s] immediate_WB_in_s[26]
[02/02 17:29:54    182s] immediate_WB_in_s[27]
[02/02 17:29:54    182s] immediate_WB_in_s[28]
[02/02 17:29:54    182s] immediate_WB_in_s[29]
[02/02 17:29:54    182s] immediate_WB_in_s[30]
[02/02 17:29:54    182s] immediate_WB_in_s[31]
[02/02 17:29:54    182s] ALUout_WB_in_s[0]
[02/02 17:29:54    182s] ALUout_WB_in_s[1]
[02/02 17:29:54    182s] ALUout_WB_in_s[2]
[02/02 17:29:54    182s] ALUout_WB_in_s[3]
[02/02 17:29:54    182s] ALUout_WB_in_s[4]
[02/02 17:29:54    182s] ALUout_WB_in_s[5]
[02/02 17:29:54    182s] ALUout_WB_in_s[6]
[02/02 17:29:54    182s] ALUout_WB_in_s[7]
[02/02 17:29:54    182s] ALUout_WB_in_s[8]
[02/02 17:29:54    182s] ALUout_WB_in_s[9]
[02/02 17:29:54    182s] ALUout_WB_in_s[10]
[02/02 17:29:54    182s] ALUout_WB_in_s[11]
[02/02 17:29:54    182s] ALUout_WB_in_s[12]
[02/02 17:29:54    182s] ALUout_WB_in_s[13]
[02/02 17:29:54    182s] ALUout_WB_in_s[14]
[02/02 17:29:54    182s] ALUout_WB_in_s[15]
[02/02 17:29:54    182s] ALUout_WB_in_s[16]
[02/02 17:29:54    182s] ALUout_WB_in_s[17]
[02/02 17:29:54    182s] ALUout_WB_in_s[18]
[02/02 17:29:54    182s] ALUout_WB_in_s[19]
[02/02 17:29:54    182s] ALUout_WB_in_s[20]
[02/02 17:29:54    182s] ALUout_WB_in_s[21]
[02/02 17:29:54    182s] ALUout_WB_in_s[22]
[02/02 17:29:54    182s] ALUout_WB_in_s[23]
[02/02 17:29:54    182s] ALUout_WB_in_s[24]
[02/02 17:29:54    182s] ALUout_WB_in_s[25]
[02/02 17:29:54    182s] ALUout_WB_in_s[26]
[02/02 17:29:54    182s] ALUout_WB_in_s[27]
[02/02 17:29:54    182s] ALUout_WB_in_s[28]
[02/02 17:29:54    182s] ALUout_WB_in_s[29]
[02/02 17:29:54    182s] ALUout_WB_in_s[30]
[02/02 17:29:54    182s] ALUout_WB_in_s[31]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[0]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[1]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[2]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[3]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[4]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[5]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[6]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[7]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[8]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[9]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[10]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[11]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[12]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[13]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[14]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[15]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[16]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[17]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[18]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[19]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[20]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[21]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[22]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[23]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[24]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[25]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[26]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[27]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[28]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[29]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[30]
[02/02 17:29:54    182s] JAL_PC_4_WB_in_s[31]
[02/02 17:29:54    182s] rd_MEM_out_s[0]
[02/02 17:29:54    182s] rd_MEM_out_s[1]
[02/02 17:29:54    182s] rd_MEM_out_s[2]
[02/02 17:29:54    182s] rd_MEM_out_s[3]
[02/02 17:29:54    182s] rd_MEM_out_s[4]
[02/02 17:29:54    182s] immediate_MEM_out_s[0]
[02/02 17:29:54    182s] immediate_MEM_out_s[1]
[02/02 17:29:54    182s] immediate_MEM_out_s[2]
[02/02 17:29:54    182s] immediate_MEM_out_s[3]
[02/02 17:29:54    182s] immediate_MEM_out_s[4]
[02/02 17:29:54    182s] immediate_MEM_out_s[5]
[02/02 17:29:54    182s] immediate_MEM_out_s[6]
[02/02 17:29:54    182s] immediate_MEM_out_s[7]
[02/02 17:29:54    182s] immediate_MEM_out_s[8]
[02/02 17:29:54    182s] immediate_MEM_out_s[9]
[02/02 17:29:54    182s] immediate_MEM_out_s[10]
[02/02 17:29:54    182s] immediate_MEM_out_s[11]
[02/02 17:29:54    182s] immediate_MEM_out_s[12]
[02/02 17:29:54    182s] immediate_MEM_out_s[13]
[02/02 17:29:54    182s] immediate_MEM_out_s[14]
[02/02 17:29:54    182s] immediate_MEM_out_s[15]
[02/02 17:29:54    182s] immediate_MEM_out_s[16]
[02/02 17:29:54    182s] immediate_MEM_out_s[17]
[02/02 17:29:54    182s] immediate_MEM_out_s[18]
[02/02 17:29:54    182s] immediate_MEM_out_s[19]
[02/02 17:29:54    182s] immediate_MEM_out_s[20]
[02/02 17:29:54    182s] immediate_MEM_out_s[21]
[02/02 17:29:54    182s] immediate_MEM_out_s[22]
[02/02 17:29:54    182s] immediate_MEM_out_s[23]
[02/02 17:29:54    182s] immediate_MEM_out_s[24]
[02/02 17:29:54    182s] immediate_MEM_out_s[25]
[02/02 17:29:54    182s] immediate_MEM_out_s[26]
[02/02 17:29:54    182s] immediate_MEM_out_s[27]
[02/02 17:29:54    182s] immediate_MEM_out_s[28]
[02/02 17:29:54    182s] immediate_MEM_out_s[29]
[02/02 17:29:54    182s] immediate_MEM_out_s[30]
[02/02 17:29:54    182s] immediate_MEM_out_s[31]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[0]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[1]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[2]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[3]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[4]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[5]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[6]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[7]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[8]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[9]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[10]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[11]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[12]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[13]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[14]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[15]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[16]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[17]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[18]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[19]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[20]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[21]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[22]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[23]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[24]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[25]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[26]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[27]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[28]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[29]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[30]
[02/02 17:29:54    182s] JAL_PC_4_MEM_out_s[31]
[02/02 17:29:54    182s] WB_MEM_out_s[0]
[02/02 17:29:54    182s] WB_MEM_out_s[1]
[02/02 17:29:54    182s] WB_MEM_out_s[2]
[02/02 17:29:54    182s] WB_MEM_out_s[3]
[02/02 17:29:54    182s] M_EX_out_s[0]
[02/02 17:29:54    182s] M_EX_out_s[1]
[02/02 17:29:54    182s] M_EX_out_s[2]
[02/02 17:29:54    182s] WB_EX_out_s[0]
[02/02 17:29:54    182s] WB_EX_out_s[1]
[02/02 17:29:54    182s] WB_EX_out_s[2]
[02/02 17:29:54    182s] WB_EX_out_s[3]
[02/02 17:29:54    182s] immediate_EX_out_s[0]
[02/02 17:29:54    182s] immediate_EX_out_s[1]
[02/02 17:29:54    182s] immediate_EX_out_s[2]
[02/02 17:29:54    182s] immediate_EX_out_s[3]
[02/02 17:29:54    182s] immediate_EX_out_s[4]
[02/02 17:29:54    182s] immediate_EX_out_s[5]
[02/02 17:29:54    182s] immediate_EX_out_s[6]
[02/02 17:29:54    182s] immediate_EX_out_s[7]
[02/02 17:29:54    182s] immediate_EX_out_s[8]
[02/02 17:29:54    182s] immediate_EX_out_s[9]
[02/02 17:29:54    182s] immediate_EX_out_s[10]
[02/02 17:29:54    182s] immediate_EX_out_s[11]
[02/02 17:29:54    182s] immediate_EX_out_s[12]
[02/02 17:29:54    182s] immediate_EX_out_s[13]
[02/02 17:29:54    182s] immediate_EX_out_s[14]
[02/02 17:29:54    182s] immediate_EX_out_s[15]
[02/02 17:29:54    182s] immediate_EX_out_s[16]
[02/02 17:29:54    182s] immediate_EX_out_s[17]
[02/02 17:29:54    182s] immediate_EX_out_s[18]
[02/02 17:29:54    182s] immediate_EX_out_s[19]
[02/02 17:29:54    182s] immediate_EX_out_s[20]
[02/02 17:29:54    182s] immediate_EX_out_s[21]
[02/02 17:29:54    182s] immediate_EX_out_s[22]
[02/02 17:29:54    182s] immediate_EX_out_s[23]
[02/02 17:29:54    182s] immediate_EX_out_s[24]
[02/02 17:29:54    182s] immediate_EX_out_s[25]
[02/02 17:29:54    182s] immediate_EX_out_s[26]
[02/02 17:29:54    182s] immediate_EX_out_s[27]
[02/02 17:29:54    182s] immediate_EX_out_s[28]
[02/02 17:29:54    182s] immediate_EX_out_s[29]
[02/02 17:29:54    182s] immediate_EX_out_s[30]
[02/02 17:29:54    182s] immediate_EX_out_s[31]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[0]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[1]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[2]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[3]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[4]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[5]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[6]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[7]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[8]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[9]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[10]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[11]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[12]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[13]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[14]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[15]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[16]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[17]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[18]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[19]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[20]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[21]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[22]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[23]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[24]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[25]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[26]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[27]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[28]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[29]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[30]
[02/02 17:29:54    182s] JAL_PC_4_EX_out_s[31]
[02/02 17:29:54    182s] TAddr_EX_out_s[0]
[02/02 17:29:54    182s] TAddr_EX_out_s[1]
[02/02 17:29:54    182s] TAddr_EX_out_s[2]
[02/02 17:29:54    182s] TAddr_EX_out_s[3]
[02/02 17:29:54    182s] TAddr_EX_out_s[4]
[02/02 17:29:54    182s] TAddr_EX_out_s[5]
[02/02 17:29:54    182s] TAddr_EX_out_s[6]
[02/02 17:29:54    182s] TAddr_EX_out_s[7]
[02/02 17:29:54    182s] TAddr_EX_out_s[8]
[02/02 17:29:54    182s] TAddr_EX_out_s[9]
[02/02 17:29:54    182s] TAddr_EX_out_s[10]
[02/02 17:29:54    182s] TAddr_EX_out_s[11]
[02/02 17:29:54    182s] TAddr_EX_out_s[12]
[02/02 17:29:54    182s] TAddr_EX_out_s[13]
[02/02 17:29:54    182s] TAddr_EX_out_s[14]
[02/02 17:29:54    182s] TAddr_EX_out_s[15]
[02/02 17:29:54    182s] TAddr_EX_out_s[16]
[02/02 17:29:54    182s] TAddr_EX_out_s[17]
[02/02 17:29:54    182s] TAddr_EX_out_s[18]
[02/02 17:29:54    182s] TAddr_EX_out_s[19]
[02/02 17:29:54    182s] TAddr_EX_out_s[20]
[02/02 17:29:54    182s] TAddr_EX_out_s[21]
[02/02 17:29:54    182s] TAddr_EX_out_s[22]
[02/02 17:29:54    182s] TAddr_EX_out_s[23]
[02/02 17:29:54    182s] TAddr_EX_out_s[24]
[02/02 17:29:54    182s] TAddr_EX_out_s[25]
[02/02 17:29:54    182s] TAddr_EX_out_s[26]
[02/02 17:29:54    182s] TAddr_EX_out_s[27]
[02/02 17:29:54    182s] TAddr_EX_out_s[28]
[02/02 17:29:54    182s] TAddr_EX_out_s[29]
[02/02 17:29:54    182s] TAddr_EX_out_s[30]
[02/02 17:29:54    182s] TAddr_EX_out_s[31]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[0]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[1]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[2]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[3]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[4]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[5]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[6]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[7]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[8]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[9]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[10]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[11]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[12]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[13]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[14]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[15]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[16]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[17]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[18]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[19]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[20]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[21]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[22]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[23]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[24]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[25]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[26]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[27]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[28]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[29]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[30]
[02/02 17:29:54    182s] ALU_backward_MEM_out_s[31]
[02/02 17:29:54    182s] rs2_EX_in_s[0]
[02/02 17:29:54    182s] rs2_EX_in_s[1]
[02/02 17:29:54    182s] rs2_EX_in_s[2]
[02/02 17:29:54    182s] rs2_EX_in_s[3]
[02/02 17:29:54    182s] rs2_EX_in_s[4]
[02/02 17:29:54    182s] rs1_EX_in_s[0]
[02/02 17:29:54    182s] rs1_EX_in_s[1]
[02/02 17:29:54    182s] rs1_EX_in_s[2]
[02/02 17:29:54    182s] rs1_EX_in_s[3]
[02/02 17:29:54    182s] EX_EX_in_s[1]
[02/02 17:29:54    182s] EX_EX_in_s[2]
[02/02 17:29:54    182s] EX_EX_in_s[3]
[02/02 17:29:54    182s] EX_EX_in_s[5]
[02/02 17:29:54    182s] to_ALU_ctrl_EX_in_s[0]
[02/02 17:29:54    182s] to_ALU_ctrl_EX_in_s[1]
[02/02 17:29:54    182s] to_ALU_ctrl_EX_in_s[2]
[02/02 17:29:54    182s] to_ALU_ctrl_EX_in_s[3]
[02/02 17:29:54    182s] Read_data2_EX_in_s[0]
[02/02 17:29:54    182s] Read_data2_EX_in_s[1]
[02/02 17:29:54    182s] Read_data2_EX_in_s[2]
[02/02 17:29:54    182s] Read_data2_EX_in_s[3]
[02/02 17:29:54    182s] Read_data2_EX_in_s[4]
[02/02 17:29:54    182s] Read_data2_EX_in_s[5]
[02/02 17:29:54    182s] Read_data2_EX_in_s[6]
[02/02 17:29:54    182s] Read_data2_EX_in_s[7]
[02/02 17:29:54    182s] Read_data2_EX_in_s[8]
[02/02 17:29:54    182s] Read_data2_EX_in_s[9]
[02/02 17:29:54    182s] Read_data2_EX_in_s[10]
[02/02 17:29:54    182s] Read_data2_EX_in_s[11]
[02/02 17:29:54    182s] Read_data2_EX_in_s[12]
[02/02 17:29:54    182s] Read_data2_EX_in_s[13]
[02/02 17:29:54    182s] Read_data2_EX_in_s[14]
[02/02 17:29:54    182s] Read_data2_EX_in_s[15]
[02/02 17:29:54    182s] Read_data2_EX_in_s[16]
[02/02 17:29:54    182s] Read_data2_EX_in_s[17]
[02/02 17:29:54    182s] Read_data2_EX_in_s[18]
[02/02 17:29:54    182s] Read_data2_EX_in_s[19]
[02/02 17:29:54    182s] Read_data2_EX_in_s[20]
[02/02 17:29:54    182s] Read_data2_EX_in_s[21]
[02/02 17:29:54    182s] Read_data2_EX_in_s[22]
[02/02 17:29:54    182s] Read_data2_EX_in_s[23]
[02/02 17:29:54    182s] Read_data2_EX_in_s[24]
[02/02 17:29:54    182s] Read_data2_EX_in_s[25]
[02/02 17:29:54    182s] Read_data2_EX_in_s[26]
[02/02 17:29:54    182s] Read_data2_EX_in_s[27]
[02/02 17:29:54    182s] Read_data2_EX_in_s[28]
[02/02 17:29:54    182s] Read_data2_EX_in_s[29]
[02/02 17:29:54    182s] Read_data2_EX_in_s[30]
[02/02 17:29:54    182s] Read_data2_EX_in_s[31]
[02/02 17:29:54    182s] Read_data1_EX_in_s[0]
[02/02 17:29:54    182s] Read_data1_EX_in_s[1]
[02/02 17:29:54    182s] Read_data1_EX_in_s[2]
[02/02 17:29:54    182s] Read_data1_EX_in_s[3]
[02/02 17:29:54    182s] Read_data1_EX_in_s[4]
[02/02 17:29:54    182s] Read_data1_EX_in_s[5]
[02/02 17:29:54    182s] Read_data1_EX_in_s[6]
[02/02 17:29:54    182s] Read_data1_EX_in_s[7]
[02/02 17:29:54    182s] Read_data1_EX_in_s[8]
[02/02 17:29:54    182s] Read_data1_EX_in_s[9]
[02/02 17:29:54    182s] Read_data1_EX_in_s[10]
[02/02 17:29:54    182s] Read_data1_EX_in_s[11]
[02/02 17:29:54    182s] Read_data1_EX_in_s[12]
[02/02 17:29:54    182s] Read_data1_EX_in_s[13]
[02/02 17:29:54    182s] Read_data1_EX_in_s[14]
[02/02 17:29:54    182s] Read_data1_EX_in_s[15]
[02/02 17:29:54    182s] Read_data1_EX_in_s[16]
[02/02 17:29:54    182s] Read_data1_EX_in_s[17]
[02/02 17:29:54    182s] Read_data1_EX_in_s[18]
[02/02 17:29:54    182s] Read_data1_EX_in_s[19]
[02/02 17:29:54    182s] Read_data1_EX_in_s[20]
[02/02 17:29:54    182s] Read_data1_EX_in_s[21]
[02/02 17:29:54    182s] Read_data1_EX_in_s[22]
[02/02 17:29:54    182s] Read_data1_EX_in_s[23]
[02/02 17:29:54    182s] Read_data1_EX_in_s[24]
[02/02 17:29:54    182s] Read_data1_EX_in_s[25]
[02/02 17:29:54    182s] Read_data1_EX_in_s[26]
[02/02 17:29:54    182s] Read_data1_EX_in_s[27]
[02/02 17:29:54    182s] Read_data1_EX_in_s[28]
[02/02 17:29:54    182s] Read_data1_EX_in_s[29]
[02/02 17:29:54    182s] Read_data1_EX_in_s[30]
[02/02 17:29:54    182s] Read_data1_EX_in_s[31]
[02/02 17:29:54    182s] PC_EX_in_s[1]
[02/02 17:29:54    182s] PC_EX_in_s[2]
[02/02 17:29:54    182s] PC_EX_in_s[3]
[02/02 17:29:54    182s] PC_EX_in_s[4]
[02/02 17:29:54    182s] PC_EX_in_s[5]
[02/02 17:29:54    182s] PC_EX_in_s[6]
[02/02 17:29:54    182s] PC_EX_in_s[7]
[02/02 17:29:54    182s] PC_EX_in_s[8]
[02/02 17:29:54    182s] PC_EX_in_s[9]
[02/02 17:29:54    182s] PC_EX_in_s[10]
[02/02 17:29:54    182s] PC_EX_in_s[11]
[02/02 17:29:54    182s] PC_EX_in_s[12]
[02/02 17:29:54    182s] PC_EX_in_s[13]
[02/02 17:29:54    182s] PC_EX_in_s[14]
[02/02 17:29:54    182s] PC_EX_in_s[15]
[02/02 17:29:54    182s] PC_EX_in_s[16]
[02/02 17:29:54    182s] PC_EX_in_s[17]
[02/02 17:29:54    182s] PC_EX_in_s[18]
[02/02 17:29:54    182s] PC_EX_in_s[19]
[02/02 17:29:54    182s] PC_EX_in_s[20]
[02/02 17:29:54    182s] PC_EX_in_s[21]
[02/02 17:29:54    182s] PC_EX_in_s[22]
[02/02 17:29:54    182s] PC_EX_in_s[23]
[02/02 17:29:54    182s] PC_EX_in_s[24]
[02/02 17:29:54    182s] PC_EX_in_s[25]
[02/02 17:29:54    182s] PC_EX_in_s[26]
[02/02 17:29:54    182s] PC_EX_in_s[27]
[02/02 17:29:54    182s] PC_EX_in_s[28]
[02/02 17:29:54    182s] PC_EX_in_s[29]
[02/02 17:29:54    182s] PC_EX_in_s[30]
[02/02 17:29:54    182s] PC_EX_in_s[31]
[02/02 17:29:54    182s] rd_backward_ID_in_s[0]
[02/02 17:29:54    182s] rd_backward_ID_in_s[1]
[02/02 17:29:54    182s] rd_backward_ID_in_s[2]
[02/02 17:29:54    182s] rd_backward_ID_in_s[3]
[02/02 17:29:54    182s] rd_backward_ID_in_s[4]
[02/02 17:29:54    182s] rd_WB_in_s[0]
[02/02 17:29:54    182s] rd_WB_in_s[2]
[02/02 17:29:54    182s] rd_WB_in_s[3]
[02/02 17:29:54    182s] rd_WB_in_s[4]
[02/02 17:29:54    182s] WB_WB_in_s[1]
[02/02 17:29:54    182s] WB_WB_in_s[2]
[02/02 17:29:54    182s] PC_IF_out_s[2]
[02/02 17:29:54    182s] PC_IF_out_s[4]
[02/02 17:29:54    182s] PC_IF_out_s[5]
[02/02 17:29:54    182s] PC_IF_out_s[7]
[02/02 17:29:54    182s] PC_IF_out_s[8]
[02/02 17:29:54    182s] PC_IF_out_s[9]
[02/02 17:29:54    182s] PC_IF_out_s[10]
[02/02 17:29:54    182s] PC_IF_out_s[11]
[02/02 17:29:54    182s] PC_IF_out_s[12]
[02/02 17:29:54    182s] PC_IF_out_s[13]
[02/02 17:29:54    182s] PC_IF_out_s[14]
[02/02 17:29:54    182s] PC_IF_out_s[15]
[02/02 17:29:54    182s] PC_IF_out_s[16]
[02/02 17:29:54    182s] PC_IF_out_s[17]
[02/02 17:29:54    182s] PC_IF_out_s[18]
[02/02 17:29:54    182s] PC_IF_out_s[19]
[02/02 17:29:54    182s] PC_IF_out_s[20]
[02/02 17:29:54    182s] PC_IF_out_s[21]
[02/02 17:29:54    182s] PC_IF_out_s[22]
[02/02 17:29:54    182s] PC_IF_out_s[23]
[02/02 17:29:54    182s] PC_IF_out_s[24]
[02/02 17:29:54    182s] PC_IF_out_s[25]
[02/02 17:29:54    182s] PC_IF_out_s[26]
[02/02 17:29:54    182s] PC_IF_out_s[27]
[02/02 17:29:54    182s] PC_IF_out_s[28]
[02/02 17:29:54    182s] PC_IF_out_s[29]
[02/02 17:29:54    182s] PC_IF_out_s[30]
[02/02 17:29:54    182s] PC_IF_out_s[31]
[02/02 17:29:54    182s] JAL_IF_out_s[0]
[02/02 17:29:54    182s] JAL_IF_out_s[1]
[02/02 17:29:54    182s] JAL_IF_out_s[3]
[02/02 17:29:54    182s] JAL_IF_out_s[4]
[02/02 17:29:54    182s] JAL_IF_out_s[5]
[02/02 17:29:54    182s] JAL_IF_out_s[6]
[02/02 17:29:54    182s] JAL_IF_out_s[7]
[02/02 17:29:54    182s] JAL_IF_out_s[8]
[02/02 17:29:54    182s] JAL_IF_out_s[9]
[02/02 17:29:54    182s] JAL_IF_out_s[10]
[02/02 17:29:54    182s] JAL_IF_out_s[11]
[02/02 17:29:54    182s] JAL_IF_out_s[12]
[02/02 17:29:54    182s] JAL_IF_out_s[13]
[02/02 17:29:54    182s] JAL_IF_out_s[14]
[02/02 17:29:54    182s] JAL_IF_out_s[15]
[02/02 17:29:54    182s] JAL_IF_out_s[16]
[02/02 17:29:54    182s] JAL_IF_out_s[17]
[02/02 17:29:54    182s] JAL_IF_out_s[18]
[02/02 17:29:54    182s] JAL_IF_out_s[19]
[02/02 17:29:54    182s] JAL_IF_out_s[20]
[02/02 17:29:54    182s] JAL_IF_out_s[21]
[02/02 17:29:54    182s] JAL_IF_out_s[22]
[02/02 17:29:54    182s] JAL_IF_out_s[23]
[02/02 17:29:54    182s] JAL_IF_out_s[24]
[02/02 17:29:54    182s] JAL_IF_out_s[25]
[02/02 17:29:54    182s] JAL_IF_out_s[26]
[02/02 17:29:54    182s] JAL_IF_out_s[27]
[02/02 17:29:54    182s] JAL_IF_out_s[28]
[02/02 17:29:54    182s] JAL_IF_out_s[29]
[02/02 17:29:54    182s] JAL_IF_out_s[30]
[02/02 17:29:54    182s] JAL_IF_out_s[31]
[02/02 17:29:54    182s] TAddr_MEM_out_s[0]
[02/02 17:29:54    182s] TAddr_MEM_out_s[1]
[02/02 17:29:54    182s] TAddr_MEM_out_s[2]
[02/02 17:29:54    182s] TAddr_MEM_out_s[3]
[02/02 17:29:54    182s] TAddr_MEM_out_s[4]
[02/02 17:29:54    182s] TAddr_MEM_out_s[5]
[02/02 17:29:54    182s] TAddr_MEM_out_s[6]
[02/02 17:29:54    182s] TAddr_MEM_out_s[7]
[02/02 17:29:54    182s] TAddr_MEM_out_s[8]
[02/02 17:29:54    182s] TAddr_MEM_out_s[9]
[02/02 17:29:54    182s] TAddr_MEM_out_s[10]
[02/02 17:29:54    182s] TAddr_MEM_out_s[11]
[02/02 17:29:54    182s] TAddr_MEM_out_s[12]
[02/02 17:29:54    182s] TAddr_MEM_out_s[13]
[02/02 17:29:54    182s] TAddr_MEM_out_s[14]
[02/02 17:29:54    182s] TAddr_MEM_out_s[15]
[02/02 17:29:54    182s] TAddr_MEM_out_s[16]
[02/02 17:29:54    182s] TAddr_MEM_out_s[17]
[02/02 17:29:54    182s] TAddr_MEM_out_s[18]
[02/02 17:29:54    182s] TAddr_MEM_out_s[19]
[02/02 17:29:54    182s] TAddr_MEM_out_s[20]
[02/02 17:29:54    182s] TAddr_MEM_out_s[21]
[02/02 17:29:54    182s] TAddr_MEM_out_s[22]
[02/02 17:29:54    182s] TAddr_MEM_out_s[23]
[02/02 17:29:54    182s] TAddr_MEM_out_s[24]
[02/02 17:29:54    182s] TAddr_MEM_out_s[25]
[02/02 17:29:54    182s] TAddr_MEM_out_s[26]
[02/02 17:29:54    182s] TAddr_MEM_out_s[27]
[02/02 17:29:54    182s] TAddr_MEM_out_s[28]
[02/02 17:29:54    182s] TAddr_MEM_out_s[29]
[02/02 17:29:54    182s] TAddr_MEM_out_s[30]
[02/02 17:29:54    182s] TAddr_MEM_out_s[31]
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n2
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n3
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n4
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n5
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n6
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n7
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n8
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n9
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n10
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n11
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n12
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n13
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n14
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n15
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n16
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n18
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n19
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n20
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n21
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n22
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n23
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n24
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n25
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n26
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n27
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n28
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n29
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n30
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n31
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n36
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n37
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n38
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n39
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n40
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n42
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n44
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n45
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n46
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n47
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n48
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n50
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n52
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n53
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n54
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n55
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n56
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n58
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n60
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n61
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n62
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n63
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n64
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n66
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n68
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n69
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n70
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n71
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n72
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n74
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n76
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n77
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n78
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n79
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n80
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n82
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n84
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n85
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n86
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n87
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n88
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n92
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n93
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n95
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n96
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n98
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n100
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n102
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n104
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n106
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n108
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n110
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n220
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n221
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n222
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n223
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n225
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n229
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n230
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n231
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n232
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n237
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n238
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n239
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n240
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n241
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n243
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n244
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n245
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n246
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n248
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n249
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n250
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n251
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n252
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n253
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n254
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n255
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n256
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n257
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n258
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n259
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n260
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n261
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n262
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n263
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n264
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n265
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n267
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n268
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n269
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n270
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n271
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n272
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n273
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n274
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n276
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n277
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n278
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n279
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n280
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n281
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n282
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n283
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n284
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n285
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n286
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n287
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n288
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n289
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n290
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n291
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n292
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n293
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n294
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n295
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n296
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n297
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n311
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n313
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n314
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n315
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n316
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n317
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n318
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n319
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n320
[02/02 17:29:54    182s] EX_AddSumcomp_add_29_n321
[02/02 17:29:54    182s] IF_block_add_33_n2
[02/02 17:29:54    182s] IF_block_add_33_n3
[02/02 17:29:54    182s] IF_block_add_33_n4
[02/02 17:29:54    182s] IF_block_add_33_n5
[02/02 17:29:54    182s] IF_block_add_33_n6
[02/02 17:29:54    182s] IF_block_add_33_n7
[02/02 17:29:54    182s] IF_block_add_33_n8
[02/02 17:29:54    182s] IF_block_add_33_n9
[02/02 17:29:54    182s] IF_block_add_33_n10
[02/02 17:29:54    182s] IF_block_add_33_n11
[02/02 17:29:54    182s] IF_block_add_33_n12
[02/02 17:29:54    182s] IF_block_add_33_n13
[02/02 17:29:54    182s] IF_block_add_33_n14
[02/02 17:29:54    182s] IF_block_add_33_n15
[02/02 17:29:54    182s] IF_block_add_33_n16
[02/02 17:29:54    182s] IF_block_add_33_n17
[02/02 17:29:54    182s] IF_block_add_33_n18
[02/02 17:29:54    182s] IF_block_add_33_n19
[02/02 17:29:54    182s] IF_block_add_33_n20
[02/02 17:29:54    182s] IF_block_add_33_n21
[02/02 17:29:54    182s] IF_block_add_33_n22
[02/02 17:29:54    182s] IF_block_add_33_n24
[02/02 17:29:54    182s] IF_block_add_33_n25
[02/02 17:29:54    182s] IF_block_add_33_n31
[02/02 17:29:54    182s] IF_block_add_33_n32
[02/02 17:29:54    182s] IF_block_add_33_n40
[02/02 17:29:54    182s] IF_block_add_33_n47
[02/02 17:29:54    182s] IF_block_add_33_n151
[02/02 17:29:54    182s] IF_block_add_33_n152
[02/02 17:29:54    182s] IF_block_add_33_n153
[02/02 17:29:54    182s] IF_block_add_33_n154
[02/02 17:29:54    182s] IF_block_add_33_n155
[02/02 17:29:54    182s] IF_block_add_33_n156
[02/02 17:29:54    182s] IF_block_add_33_n162
[02/02 17:29:54    182s] IF_block_add_33_n165
[02/02 17:29:54    182s] IF_block_add_33_n166
[02/02 17:29:54    182s] IF_block_add_33_n169
[02/02 17:29:54    182s] IF_block_add_33_n170
[02/02 17:29:54    182s] IF_block_add_33_n171
[02/02 17:29:54    182s] IF_block_add_33_n172
[02/02 17:29:54    182s] IF_block_add_33_n173
[02/02 17:29:54    182s] IF_block_add_33_n174
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n2
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n3
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n4
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n5
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n6
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n8
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n11
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n12
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n13
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n15
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n16
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n19
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n20
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n23
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n26
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n27
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n29
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n30
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n36
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n37
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n40
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n45
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n46
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n47
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n48
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n51
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n55
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n57
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n64
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n65
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n66
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n67
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n74
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n76
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n79
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n82
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n83
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n84
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n85
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n88
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n91
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n92
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n100
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n101
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n104
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n107
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n108
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n181
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n182
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n183
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n184
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n185
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n186
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n188
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n199
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n200
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n216
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n217
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n218
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n226
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n228
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n229
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n230
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n231
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n232
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n233
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n234
[02/02 17:29:54    182s] add_0_root_EX_ALUcomp_add_132_ni_n236
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n2
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n3
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n4
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n5
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n6
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n7
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n8
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n9
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n10
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n11
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n12
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n13
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n14
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n15
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n16
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n17
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n18
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n19
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n20
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n21
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n22
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n23
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n24
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n25
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n26
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n27
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n28
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n29
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n30
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n31
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n32
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n34
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n36
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n37
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n38
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n39
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n40
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n42
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n44
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n45
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n46
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n47
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n48
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n50
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n52
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n53
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n54
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n55
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n56
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n58
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n60
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n61
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n62
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n63
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n64
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n66
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n68
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n69
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n70
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n71
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n72
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n74
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n76
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n77
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n78
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n79
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n80
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n81
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n82
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n83
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n84
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n85
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n86
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n87
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n88
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n89
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n90
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n91
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n92
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n93
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n94
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n96
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n97
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n98
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n99
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n100
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n101
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n103
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n104
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n105
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n106
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n107
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n108
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n109
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n110
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n111
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n112
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n113
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n114
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n116
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n117
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n118
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n119
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n120
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n121
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n122
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n123
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n124
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n160
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n161
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n162
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n163
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n164
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n166
[02/02 17:29:54    182s] EX_ALUcomp_sub_90_n168
[02/02 17:29:54    182s] instruction_ID_in[28]
[02/02 17:29:54    182s] r441_n43
[02/02 17:29:54    182s] instruction_ID_in[29]
[02/02 17:29:54    182s] r441_n44
[02/02 17:29:54    182s] instruction_ID_in[30]
[02/02 17:29:54    182s] r441_n46
[02/02 17:29:54    182s] instruction_ID_in[31]
[02/02 17:29:54    182s] r441_n48
[02/02 17:29:54    182s] rst
[02/02 17:29:54    182s] r441_n49
[02/02 17:29:54    182s] clk
[02/02 17:29:54    182s] r441_n50
[02/02 17:29:54    182s] r441_n51
[02/02 17:29:54    182s] r441_n143
[02/02 17:29:54    182s] r441_n144
[02/02 17:29:54    182s] r441_n145
[02/02 17:29:54    182s] r441_n146
[02/02 17:29:54    182s] r441_n147
[02/02 17:29:54    182s] r441_n148
[02/02 17:29:54    182s] r441_n149
[02/02 17:29:54    182s] EX_ALUcomp_lte_77_n1351
[02/02 17:29:54    182s] EX_ALUcomp_lte_77_n1352
[02/02 17:29:54    182s] EX_ALUcomp_lte_77_n1354
[02/02 17:29:54    182s] EX_ALUcomp_lte_77_n1355
[02/02 17:29:54    182s] EX_ALUcomp_lte_77_n1356
[02/02 17:29:54    182s] EX_ALUcomp_lte_77_n1357
[02/02 17:29:54    182s] EX_ALUcomp_lte_77_n1358
[02/02 17:29:54    182s] n7418
[02/02 17:29:54    182s] n7417
[02/02 17:29:54    182s] n7416
[02/02 17:29:54    182s] n7415
[02/02 17:29:54    182s] n7414
[02/02 17:29:54    182s] n7413
[02/02 17:29:54    182s] n7412
[02/02 17:29:54    182s] n7324
[02/02 17:29:54    182s] n7323
[02/02 17:29:54    182s] n7322
[02/02 17:29:54    182s] n7321
[02/02 17:29:54    182s] n7320
[02/02 17:29:54    182s] n7319
[02/02 17:29:54    182s] n7318
[02/02 17:29:54    182s] n7230
[02/02 17:29:54    182s] n7229
[02/02 17:29:54    182s] n7228
[02/02 17:29:54    182s] n7227
[02/02 17:29:54    182s] n7226
[02/02 17:29:54    182s] n7225
[02/02 17:29:54    182s] n7224
[02/02 17:29:54    182s] n7136
[02/02 17:29:54    182s] n7135
[02/02 17:29:54    182s] n7134
[02/02 17:29:54    182s] n7133
[02/02 17:29:54    182s] n7132
[02/02 17:29:54    182s] n7131
[02/02 17:29:54    182s] n7130
[02/02 17:29:54    182s] n7042
[02/02 17:29:54    182s] n7041
[02/02 17:29:54    182s] n7040
[02/02 17:29:54    182s] n7039
[02/02 17:29:54    182s] n7038
[02/02 17:29:54    182s] n7037
[02/02 17:29:54    182s] n7036
[02/02 17:29:54    182s] n6946
[02/02 17:29:54    182s] n6945
[02/02 17:29:54    182s] n6944
[02/02 17:29:54    182s] n6943
[02/02 17:29:54    182s] n6942
[02/02 17:29:54    182s] n6941
[02/02 17:29:54    182s] n6940
[02/02 17:29:54    182s] n6851
[02/02 17:29:54    182s] n6850
[02/02 17:29:54    182s] n6849
[02/02 17:29:54    182s] n6848
[02/02 17:29:54    182s] n6847
[02/02 17:29:54    182s] n6846
[02/02 17:29:54    182s] n6845
[02/02 17:29:54    182s] n6702
[02/02 17:29:54    182s] n6701
[02/02 17:29:54    182s] n6700
[02/02 17:29:54    182s] n6698
[02/02 17:29:54    182s] n6697
[02/02 17:29:54    182s] n6696
[02/02 17:29:54    182s] n6695
[02/02 17:29:54    182s] n6600
[02/02 17:29:54    182s] n6599
[02/02 17:29:54    182s] n6598
[02/02 17:29:54    182s] n6597
[02/02 17:29:54    182s] n6596
[02/02 17:29:54    182s] n6595
[02/02 17:29:54    182s] n6594
[02/02 17:29:54    182s] n6499
[02/02 17:29:54    182s] n6498
[02/02 17:29:54    182s] n6497
[02/02 17:29:54    182s] n6496
[02/02 17:29:54    182s] n6495
[02/02 17:29:54    182s] n6494
[02/02 17:29:54    182s] n6493
[02/02 17:29:54    182s] n6404
[02/02 17:29:54    182s] n6403
[02/02 17:29:54    182s] n6402
[02/02 17:29:54    182s] n6401
[02/02 17:29:54    182s] n6400
[02/02 17:29:54    182s] n6399
[02/02 17:29:54    182s] n6398
[02/02 17:29:54    182s] n6310
[02/02 17:29:54    182s] n6309
[02/02 17:29:54    182s] n6308
[02/02 17:29:54    182s] n6307
[02/02 17:29:54    182s] n6306
[02/02 17:29:54    182s] n6305
[02/02 17:29:54    182s] n6304
[02/02 17:29:54    182s] n6216
[02/02 17:29:54    182s] n6215
[02/02 17:29:54    182s] n6214
[02/02 17:29:54    182s] n6213
[02/02 17:29:54    182s] n6212
[02/02 17:29:54    182s] n6211
[02/02 17:29:54    182s] n6210
[02/02 17:29:54    182s] n6209
[02/02 17:29:54    182s] n6208
[02/02 17:29:54    182s] n6207
[02/02 17:29:54    182s] n6206
[02/02 17:29:54    182s] n6205
[02/02 17:29:54    182s] n6204
[02/02 17:29:54    182s] n6203
[02/02 17:29:54    182s] n6202
[02/02 17:29:54    182s] n6201
[02/02 17:29:54    182s] n6200
[02/02 17:29:54    182s] n6199
[02/02 17:29:54    182s] n6198
[02/02 17:29:54    182s] n6197
[02/02 17:29:54    182s] n6196
[02/02 17:29:54    182s] n6195
[02/02 17:29:54    182s] n6194
[02/02 17:29:54    182s] n6193
[02/02 17:29:54    182s] n6192
[02/02 17:29:54    182s] n6191
[02/02 17:29:54    182s] n6190
[02/02 17:29:54    182s] n6189
[02/02 17:29:54    182s] n6188
[02/02 17:29:54    182s] n6187
[02/02 17:29:54    182s] n6186
[02/02 17:29:54    182s] n6185
[02/02 17:29:54    182s] n6184
[02/02 17:29:54    182s] n6183
[02/02 17:29:54    182s] n6182
[02/02 17:29:54    182s] n6181
[02/02 17:29:54    182s] n6180
[02/02 17:29:54    182s] n6179
[02/02 17:29:54    182s] n6178
[02/02 17:29:54    182s] n6177
[02/02 17:29:54    182s] n6176
[02/02 17:29:54    182s] n6175
[02/02 17:29:54    182s] n6174
[02/02 17:29:54    182s] n6173
[02/02 17:29:54    182s] n6172
[02/02 17:29:54    182s] n6171
[02/02 17:29:54    182s] n6170
[02/02 17:29:54    182s] n6169
[02/02 17:29:54    182s] n6168
[02/02 17:29:54    182s] n6167
[02/02 17:29:54    182s] n6166
[02/02 17:29:54    182s] n6165
[02/02 17:29:54    182s] n6164
[02/02 17:29:54    182s] n6163
[02/02 17:29:54    182s] n6162
[02/02 17:29:54    182s] n6161
[02/02 17:29:54    182s] n6160
[02/02 17:29:54    182s] n6159
[02/02 17:29:54    182s] n6158
[02/02 17:29:54    182s] n6157
[02/02 17:29:54    182s] n6156
[02/02 17:29:54    182s] n6155
[02/02 17:29:54    182s] n6154
[02/02 17:29:54    182s] n6153
[02/02 17:29:54    182s] n6152
[02/02 17:29:54    182s] n6151
[02/02 17:29:54    182s] n6150
[02/02 17:29:54    182s] n6149
[02/02 17:29:54    182s] n6148
[02/02 17:29:54    182s] n6147
[02/02 17:29:54    182s] n6146
[02/02 17:29:54    182s] n6145
[02/02 17:29:54    182s] n6144
[02/02 17:29:54    182s] n6143
[02/02 17:29:54    182s] n6142
[02/02 17:29:54    182s] n6141
[02/02 17:29:54    182s] n6140
[02/02 17:29:54    182s] n6139
[02/02 17:29:54    182s] n6138
[02/02 17:29:54    182s] n6137
[02/02 17:29:54    182s] n6136
[02/02 17:29:54    182s] n6135
[02/02 17:29:54    182s] n6134
[02/02 17:29:54    182s] n6133
[02/02 17:29:54    182s] n6132
[02/02 17:29:54    182s] n6131
[02/02 17:29:54    182s] n6130
[02/02 17:29:54    182s] n6129
[02/02 17:29:54    182s] n6128
[02/02 17:29:54    182s] n6127
[02/02 17:29:54    182s] n6126
[02/02 17:29:54    182s] n6125
[02/02 17:29:54    182s] n6124
[02/02 17:29:54    182s] n6123
[02/02 17:29:54    182s] n6122
[02/02 17:29:54    182s] n6121
[02/02 17:29:54    182s] n6120
[02/02 17:29:54    182s] n6119
[02/02 17:29:54    182s] n6118
[02/02 17:29:54    182s] n6117
[02/02 17:29:54    182s] n6116
[02/02 17:29:54    182s] n6115
[02/02 17:29:54    182s] n6114
[02/02 17:29:54    182s] n6113
[02/02 17:29:54    182s] n6112
[02/02 17:29:54    182s] n6111
[02/02 17:29:54    182s] n6110
[02/02 17:29:54    182s] n6109
[02/02 17:29:54    182s] n6108
[02/02 17:29:54    182s] n6107
[02/02 17:29:54    182s] n6106
[02/02 17:29:54    182s] n6105
[02/02 17:29:54    182s] n6104
[02/02 17:29:54    182s] n6103
[02/02 17:29:54    182s] n5736
[02/02 17:29:54    182s] n5726
[02/02 17:29:54    182s] n5725
[02/02 17:29:54    182s] n5724
[02/02 17:29:54    182s] n5723
[02/02 17:29:54    182s] n5720
[02/02 17:29:54    182s] n5719
[02/02 17:29:54    182s] n5718
[02/02 17:29:54    182s] n5717
[02/02 17:29:54    182s] n5716
[02/02 17:29:54    182s] n5715
[02/02 17:29:54    182s] n5714
[02/02 17:29:54    182s] n5713
[02/02 17:29:54    182s] n5712
[02/02 17:29:54    182s] n5711
[02/02 17:29:54    182s] n5710
[02/02 17:29:54    182s] n5706
[02/02 17:29:54    182s] n5652
[02/02 17:29:54    182s] n5651
[02/02 17:29:54    182s] n5650
[02/02 17:29:54    182s] n5649
[02/02 17:29:54    182s] n5648
[02/02 17:29:54    182s] n5646
[02/02 17:29:54    182s] n5644
[02/02 17:29:54    182s] n5643
[02/02 17:29:54    182s] n5640
[02/02 17:29:54    182s] n5621
[02/02 17:29:54    182s] n5620
[02/02 17:29:54    182s] n5619
[02/02 17:29:54    182s] n5618
[02/02 17:29:54    182s] n5617
[02/02 17:29:54    182s] n5616
[02/02 17:29:54    182s] n5615
[02/02 17:29:54    182s] n5614
[02/02 17:29:54    182s] n5613
[02/02 17:29:54    182s] n5612
[02/02 17:29:54    182s] n5611
[02/02 17:29:54    182s] n5610
[02/02 17:29:54    182s] n5609
[02/02 17:29:54    182s] n5608
[02/02 17:29:54    182s] n5607
[02/02 17:29:54    182s] n5606
[02/02 17:29:54    182s] n5605
[02/02 17:29:54    182s] n5604
[02/02 17:29:54    182s] n5603
[02/02 17:29:54    182s] n5602
[02/02 17:29:54    182s] n5601
[02/02 17:29:54    182s] n5600
[02/02 17:29:54    182s] n5599
[02/02 17:29:54    182s] n5598
[02/02 17:29:54    182s] n5597
[02/02 17:29:54    182s] n5596
[02/02 17:29:54    182s] n5595
[02/02 17:29:54    182s] n5594
[02/02 17:29:54    182s] n5593
[02/02 17:29:54    182s] n5592
[02/02 17:29:54    182s] n5591
[02/02 17:29:54    182s] n5590
[02/02 17:29:54    182s] n5589
[02/02 17:29:54    182s] n5588
[02/02 17:29:54    182s] n5587
[02/02 17:29:54    182s] n5586
[02/02 17:29:54    182s] n5585
[02/02 17:29:54    182s] n5584
[02/02 17:29:54    182s] n5583
[02/02 17:29:54    182s] n5582
[02/02 17:29:54    182s] n5581
[02/02 17:29:54    182s] n5580
[02/02 17:29:54    182s] n5579
[02/02 17:29:54    182s] n5578
[02/02 17:29:54    182s] n5577
[02/02 17:29:54    182s] n5576
[02/02 17:29:54    182s] n5575
[02/02 17:29:54    182s] n5574
[02/02 17:29:54    182s] n5573
[02/02 17:29:54    182s] n5572
[02/02 17:29:54    182s] n5571
[02/02 17:29:54    182s] n5570
[02/02 17:29:54    182s] n5569
[02/02 17:29:54    182s] n5568
[02/02 17:29:54    182s] n5567
[02/02 17:29:54    182s] n5566
[02/02 17:29:54    182s] n5565
[02/02 17:29:54    182s] n5564
[02/02 17:29:54    182s] n5563
[02/02 17:29:54    182s] n5562
[02/02 17:29:54    182s] n5561
[02/02 17:29:54    182s] n5560
[02/02 17:29:54    182s] n5559
[02/02 17:29:54    182s] n5558
[02/02 17:29:54    182s] n5557
[02/02 17:29:54    182s] n5556
[02/02 17:29:54    182s] n5555
[02/02 17:29:54    182s] n5554
[02/02 17:29:54    182s] n5553
[02/02 17:29:54    182s] n5552
[02/02 17:29:54    182s] n5551
[02/02 17:29:54    182s] n5550
[02/02 17:29:54    182s] n5549
[02/02 17:29:54    182s] n5548
[02/02 17:29:54    182s] n5547
[02/02 17:29:54    182s] n5546
[02/02 17:29:54    182s] n5545
[02/02 17:29:54    182s] n5544
[02/02 17:29:54    182s] n5543
[02/02 17:29:54    182s] n5542
[02/02 17:29:54    182s] n5541
[02/02 17:29:54    182s] n5540
[02/02 17:29:54    182s] n5539
[02/02 17:29:54    182s] n5538
[02/02 17:29:54    182s] n5537
[02/02 17:29:54    182s] n5536
[02/02 17:29:54    182s] n5535
[02/02 17:29:54    182s] n5534
[02/02 17:29:54    182s] n5533
[02/02 17:29:54    182s] n5532
[02/02 17:29:54    182s] n5531
[02/02 17:29:54    182s] n5530
[02/02 17:29:54    182s] n5529
[02/02 17:29:54    182s] n5527
[02/02 17:29:54    182s] n5526
[02/02 17:29:54    182s] n5525
[02/02 17:29:54    182s] n5524
[02/02 17:29:54    182s] n5523
[02/02 17:29:54    182s] n5522
[02/02 17:29:54    182s] n5521
[02/02 17:29:54    182s] n5520
[02/02 17:29:54    182s] n5519
[02/02 17:29:54    182s] n5518
[02/02 17:29:54    182s] n5517
[02/02 17:29:54    182s] n5516
[02/02 17:29:54    182s] n5515
[02/02 17:29:54    182s] n5514
[02/02 17:29:54    182s] n5513
[02/02 17:29:54    182s] n5512
[02/02 17:29:54    182s] n5511
[02/02 17:29:54    182s] n5510
[02/02 17:29:54    182s] n5509
[02/02 17:29:54    182s] n5508
[02/02 17:29:54    182s] n5507
[02/02 17:29:54    182s] n5506
[02/02 17:29:54    182s] n5505
[02/02 17:29:54    182s] n5504
[02/02 17:29:54    182s] n5503
[02/02 17:29:54    182s] n5502
[02/02 17:29:54    182s] n5499
[02/02 17:29:54    182s] n5497
[02/02 17:29:54    182s] n5496
[02/02 17:29:54    182s] n5495
[02/02 17:29:54    182s] n5494
[02/02 17:29:54    182s] n5493
[02/02 17:29:54    182s] n5492
[02/02 17:29:54    182s] n5491
[02/02 17:29:54    182s] n5490
[02/02 17:29:54    182s] n5489
[02/02 17:29:54    182s] n5488
[02/02 17:29:54    182s] n5487
[02/02 17:29:54    182s] n5486
[02/02 17:29:54    182s] n5485
[02/02 17:29:54    182s] n5484
[02/02 17:29:54    182s] n5483
[02/02 17:29:54    182s] n5482
[02/02 17:29:54    182s] n5481
[02/02 17:29:54    182s] n5480
[02/02 17:29:54    182s] n5479
[02/02 17:29:54    182s] n5478
[02/02 17:29:54    182s] n5477
[02/02 17:29:54    182s] n5476
[02/02 17:29:54    182s] n5475
[02/02 17:29:54    182s] n5474
[02/02 17:29:54    182s] n5473
[02/02 17:29:54    182s] n5472
[02/02 17:29:54    182s] n5471
[02/02 17:29:54    182s] n5470
[02/02 17:29:54    182s] n5469
[02/02 17:29:54    182s] n5468
[02/02 17:29:54    182s] n5467
[02/02 17:29:54    182s] n5466
[02/02 17:29:54    182s] n5465
[02/02 17:29:54    182s] n5464
[02/02 17:29:54    182s] n5463
[02/02 17:29:54    182s] n5462
[02/02 17:29:54    182s] n5461
[02/02 17:29:54    182s] n5460
[02/02 17:29:54    182s] n5459
[02/02 17:29:54    182s] n5458
[02/02 17:29:54    182s] n5457
[02/02 17:29:54    182s] n5456
[02/02 17:29:54    182s] n5455
[02/02 17:29:54    182s] n5454
[02/02 17:29:54    182s] n5453
[02/02 17:29:54    182s] n5452
[02/02 17:29:54    182s] n5451
[02/02 17:29:54    182s] n5450
[02/02 17:29:54    182s] n5449
[02/02 17:29:54    182s] n5448
[02/02 17:29:54    182s] n5447
[02/02 17:29:54    182s] n5446
[02/02 17:29:54    182s] n5445
[02/02 17:29:54    182s] n5444
[02/02 17:29:54    182s] n5443
[02/02 17:29:54    182s] n5442
[02/02 17:29:54    182s] n5441
[02/02 17:29:54    182s] n5440
[02/02 17:29:54    182s] n5439
[02/02 17:29:54    182s] n5438
[02/02 17:29:54    182s] n5437
[02/02 17:29:54    182s] n5436
[02/02 17:29:54    182s] n5435
[02/02 17:29:54    182s] n5434
[02/02 17:29:54    182s] n5433
[02/02 17:29:54    182s] n5432
[02/02 17:29:54    182s] n5431
[02/02 17:29:54    182s] n5430
[02/02 17:29:54    182s] n5429
[02/02 17:29:54    182s] n5428
[02/02 17:29:54    182s] n5427
[02/02 17:29:54    182s] n5426
[02/02 17:29:54    182s] n5425
[02/02 17:29:54    182s] n5424
[02/02 17:29:54    182s] n5423
[02/02 17:29:54    182s] n5422
[02/02 17:29:54    182s] n5421
[02/02 17:29:54    182s] n5420
[02/02 17:29:54    182s] n5419
[02/02 17:29:54    182s] n5418
[02/02 17:29:54    182s] n5417
[02/02 17:29:54    182s] n5416
[02/02 17:29:54    182s] n5415
[02/02 17:29:54    182s] n5414
[02/02 17:29:54    182s] n5413
[02/02 17:29:54    182s] n5412
[02/02 17:29:54    182s] n5411
[02/02 17:29:54    182s] n5410
[02/02 17:29:54    182s] n5409
[02/02 17:29:54    182s] n5408
[02/02 17:29:54    182s] n5407
[02/02 17:29:54    182s] n5406
[02/02 17:29:54    182s] n5403
[02/02 17:29:54    182s] n5402
[02/02 17:29:54    182s] n5401
[02/02 17:29:54    182s] n5400
[02/02 17:29:54    182s] n5399
[02/02 17:29:54    182s] n5398
[02/02 17:29:54    182s] n5397
[02/02 17:29:54    182s] n5396
[02/02 17:29:54    182s] n5395
[02/02 17:29:54    182s] n5394
[02/02 17:29:54    182s] n5385
[02/02 17:29:54    182s] n5384
[02/02 17:29:54    182s] n5383
[02/02 17:29:54    182s] n5382
[02/02 17:29:54    182s] n5381
[02/02 17:29:54    182s] n5379
[02/02 17:29:54    182s] n5378
[02/02 17:29:54    182s] n5375
[02/02 17:29:54    182s] n5374
[02/02 17:29:54    182s] n5373
[02/02 17:29:54    182s] n5372
[02/02 17:29:54    182s] n5371
[02/02 17:29:54    182s] n5369
[02/02 17:29:54    182s] n5368
[02/02 17:29:54    182s] n5367
[02/02 17:29:54    182s] n5366
[02/02 17:29:54    182s] n5365
[02/02 17:29:54    182s] n5364
[02/02 17:29:54    182s] n5361
[02/02 17:29:54    182s] n5357
[02/02 17:29:54    182s] n5356
[02/02 17:29:54    182s] n5355
[02/02 17:29:54    182s] n5354
[02/02 17:29:54    182s] n5353
[02/02 17:29:54    182s] n5352
[02/02 17:29:54    182s] n5350
[02/02 17:29:54    182s] n5348
[02/02 17:29:54    182s] n5347
[02/02 17:29:54    182s] n5346
[02/02 17:29:54    182s] n5344
[02/02 17:29:54    182s] n5343
[02/02 17:29:54    182s] n5341
[02/02 17:29:54    182s] n5340
[02/02 17:29:54    182s] n5339
[02/02 17:29:54    182s] n5338
[02/02 17:29:54    182s] n5337
[02/02 17:29:54    182s] n5335
[02/02 17:29:54    182s] n5334
[02/02 17:29:54    182s] n5333
[02/02 17:29:54    182s] n5332
[02/02 17:29:54    182s] n5331
[02/02 17:29:54    182s] n5329
[02/02 17:29:54    182s] n5328
[02/02 17:29:54    182s] n5325
[02/02 17:29:54    182s] n5324
[02/02 17:29:54    182s] n5323
[02/02 17:29:54    182s] n5322
[02/02 17:29:54    182s] n5320
[02/02 17:29:54    182s] n5319
[02/02 17:29:54    182s] n5316
[02/02 17:29:54    182s] n5315
[02/02 17:29:54    182s] n5314
[02/02 17:29:54    182s] n5313
[02/02 17:29:54    182s] n5312
[02/02 17:29:54    182s] n5311
[02/02 17:29:54    182s] n5310
[02/02 17:29:54    182s] n5309
[02/02 17:29:54    182s] n5307
[02/02 17:29:54    182s] n5303
[02/02 17:29:54    182s] n5302
[02/02 17:29:54    182s] n5300
[02/02 17:29:54    182s] n5299
[02/02 17:29:54    182s] n5298
[02/02 17:29:54    182s] n5297
[02/02 17:29:54    182s] n5296
[02/02 17:29:54    182s] n5295
[02/02 17:29:54    182s] n5294
[02/02 17:29:54    182s] n5293
[02/02 17:29:54    182s] n5289
[02/02 17:29:54    182s] n5288
[02/02 17:29:54    182s] n5285
[02/02 17:29:54    182s] n5283
[02/02 17:29:54    182s] n5282
[02/02 17:29:54    182s] n5281
[02/02 17:29:54    182s] n5280
[02/02 17:29:54    182s] n5278
[02/02 17:29:54    182s] n5277
[02/02 17:29:54    182s] n5276
[02/02 17:29:54    182s] n5275
[02/02 17:29:54    182s] n5272
[02/02 17:29:54    182s] n5271
[02/02 17:29:54    182s] n5270
[02/02 17:29:54    182s] n5269
[02/02 17:29:54    182s] n5268
[02/02 17:29:54    182s] n5267
[02/02 17:29:54    182s] n5266
[02/02 17:29:54    182s] n5265
[02/02 17:29:54    182s] n5264
[02/02 17:29:54    182s] n5263
[02/02 17:29:54    182s] n5262
[02/02 17:29:54    182s] n5261
[02/02 17:29:54    182s] n5259
[02/02 17:29:54    182s] n5258
[02/02 17:29:54    182s] n5257
[02/02 17:29:54    182s] n5256
[02/02 17:29:54    182s] n5255
[02/02 17:29:54    182s] n5253
[02/02 17:29:54    182s] n5252
[02/02 17:29:54    182s] n5248
[02/02 17:29:54    182s] n5247
[02/02 17:29:54    182s] n5246
[02/02 17:29:54    182s] n5244
[02/02 17:29:54    182s] n5208
[02/02 17:29:54    182s] n5202
[02/02 17:29:54    182s] n5201
[02/02 17:29:54    182s] n5200
[02/02 17:29:54    182s] n5199
[02/02 17:29:54    182s] n5197
[02/02 17:29:54    182s] n5196
[02/02 17:29:54    182s] n5195
[02/02 17:29:54    182s] n5192
[02/02 17:29:54    182s] n5191
[02/02 17:29:54    182s] n5190
[02/02 17:29:54    182s] n5188
[02/02 17:29:54    182s] n5187
[02/02 17:29:54    182s] n5185
[02/02 17:29:54    182s] n5184
[02/02 17:29:54    182s] n5183
[02/02 17:29:54    182s] n5182
[02/02 17:29:54    182s] n5181
[02/02 17:29:54    182s] n5180
[02/02 17:29:54    182s] n5179
[02/02 17:29:54    182s] n5178
[02/02 17:29:54    182s] n5177
[02/02 17:29:54    182s] n5176
[02/02 17:29:54    182s] n5175
[02/02 17:29:54    182s] n5174
[02/02 17:29:54    182s] n5172
[02/02 17:29:54    182s] n5171
[02/02 17:29:54    182s] n5169
[02/02 17:29:54    182s] n5167
[02/02 17:29:54    182s] n5165
[02/02 17:29:54    182s] n5164
[02/02 17:29:54    182s] n5163
[02/02 17:29:54    182s] n5162
[02/02 17:29:54    182s] n5160
[02/02 17:29:54    182s] n5158
[02/02 17:29:54    182s] n5157
[02/02 17:29:54    182s] n5156
[02/02 17:29:54    182s] n5155
[02/02 17:29:54    182s] n5153
[02/02 17:29:54    182s] n5148
[02/02 17:29:54    182s] n5146
[02/02 17:29:54    182s] n5145
[02/02 17:29:54    182s] n5144
[02/02 17:29:54    182s] n5142
[02/02 17:29:54    182s] n5141
[02/02 17:29:54    182s] n5140
[02/02 17:29:54    182s] n5139
[02/02 17:29:54    182s] n5137
[02/02 17:29:54    182s] n5136
[02/02 17:29:54    182s] n5135
[02/02 17:29:54    182s] n5134
[02/02 17:29:54    182s] n5133
[02/02 17:29:54    182s] n5132
[02/02 17:29:54    182s] n5131
[02/02 17:29:54    182s] n5130
[02/02 17:29:54    182s] n5129
[02/02 17:29:54    182s] n5128
[02/02 17:29:54    182s] n5127
[02/02 17:29:54    182s] n5124
[02/02 17:29:54    182s] n5123
[02/02 17:29:54    182s] n5120
[02/02 17:29:54    182s] n5119
[02/02 17:29:54    182s] n5115
[02/02 17:29:54    182s] n5114
[02/02 17:29:54    182s] n5112
[02/02 17:29:54    182s] n5110
[02/02 17:29:54    182s] n5109
[02/02 17:29:54    182s] n5108
[02/02 17:29:54    182s] n5107
[02/02 17:29:54    182s] n5105
[02/02 17:29:54    182s] n5104
[02/02 17:29:54    182s] n5100
[02/02 17:29:54    182s] n5094
[02/02 17:29:54    182s] n5093
[02/02 17:29:54    182s] n5092
[02/02 17:29:54    182s] n5091
[02/02 17:29:54    182s] n5090
[02/02 17:29:54    182s] n5089
[02/02 17:29:54    182s] n5088
[02/02 17:29:54    182s] n5087
[02/02 17:29:54    182s] n5086
[02/02 17:29:54    182s] n5085
[02/02 17:29:54    182s] n5084
[02/02 17:29:54    182s] n5083
[02/02 17:29:54    182s] n5082
[02/02 17:29:54    182s] n5081
[02/02 17:29:54    182s] n5080
[02/02 17:29:54    182s] n5079
[02/02 17:29:54    182s] n5078
[02/02 17:29:54    182s] n5077
[02/02 17:29:54    182s] n5076
[02/02 17:29:54    182s] n5075
[02/02 17:29:54    182s] n5074
[02/02 17:29:54    182s] n5073
[02/02 17:29:54    182s] n5072
[02/02 17:29:54    182s] n5071
[02/02 17:29:54    182s] n5070
[02/02 17:29:54    182s] n5069
[02/02 17:29:54    182s] n5068
[02/02 17:29:54    182s] n5067
[02/02 17:29:54    182s] n5066
[02/02 17:29:54    182s] n5065
[02/02 17:29:54    182s] n5064
[02/02 17:29:54    182s] n5063
[02/02 17:29:54    182s] n5062
[02/02 17:29:54    182s] n5061
[02/02 17:29:54    182s] n5060
[02/02 17:29:54    182s] n5059
[02/02 17:29:54    182s] n5058
[02/02 17:29:54    182s] n5057
[02/02 17:29:54    182s] n5056
[02/02 17:29:54    182s] n5055
[02/02 17:29:54    182s] n5054
[02/02 17:29:54    182s] n5053
[02/02 17:29:54    182s] n5052
[02/02 17:29:54    182s] n5051
[02/02 17:29:54    182s] n5050
[02/02 17:29:54    182s] n5049
[02/02 17:29:54    182s] n5048
[02/02 17:29:54    182s] n5047
[02/02 17:29:54    182s] n5046
[02/02 17:29:54    182s] n5045
[02/02 17:29:54    182s] n5044
[02/02 17:29:54    182s] n5043
[02/02 17:29:54    182s] n5042
[02/02 17:29:54    182s] n5041
[02/02 17:29:54    182s] n5040
[02/02 17:29:54    182s] n5039
[02/02 17:29:54    182s] n5038
[02/02 17:29:54    182s] n5037
[02/02 17:29:54    182s] n5036
[02/02 17:29:54    182s] n5035
[02/02 17:29:54    182s] n5034
[02/02 17:29:54    182s] n5033
[02/02 17:29:54    182s] n5032
[02/02 17:29:54    182s] n5031
[02/02 17:29:54    182s] n5030
[02/02 17:29:54    182s] n5029
[02/02 17:29:54    182s] n5028
[02/02 17:29:54    182s] n5027
[02/02 17:29:54    182s] n5026
[02/02 17:29:54    182s] n5025
[02/02 17:29:54    182s] n5024
[02/02 17:29:54    182s] n5023
[02/02 17:29:54    182s] n5022
[02/02 17:29:54    182s] n5021
[02/02 17:29:54    182s] n5020
[02/02 17:29:54    182s] n5019
[02/02 17:29:54    182s] n5018
[02/02 17:29:54    182s] n5017
[02/02 17:29:54    182s] n5016
[02/02 17:29:54    182s] n5015
[02/02 17:29:54    182s] n5014
[02/02 17:29:54    182s] n5013
[02/02 17:29:54    182s] n5012
[02/02 17:29:54    182s] n5011
[02/02 17:29:54    182s] n5010
[02/02 17:29:54    182s] n5009
[02/02 17:29:54    182s] n5008
[02/02 17:29:54    182s] n5007
[02/02 17:29:54    182s] n5006
[02/02 17:29:54    182s] n5005
[02/02 17:29:54    182s] n5004
[02/02 17:29:54    182s] n5003
[02/02 17:29:54    182s] n5002
[02/02 17:29:54    182s] n5001
[02/02 17:29:54    182s] n5000
[02/02 17:29:54    182s] n4999
[02/02 17:29:54    182s] n4998
[02/02 17:29:54    182s] n4997
[02/02 17:29:54    182s] n4996
[02/02 17:29:54    182s] n4995
[02/02 17:29:54    182s] n4994
[02/02 17:29:54    182s] n4993
[02/02 17:29:54    182s] n4992
[02/02 17:29:54    182s] n4991
[02/02 17:29:54    182s] n4990
[02/02 17:29:54    182s] n4989
[02/02 17:29:54    182s] n4988
[02/02 17:29:54    182s] n4987
[02/02 17:29:54    182s] n4986
[02/02 17:29:54    182s] n4985
[02/02 17:29:54    182s] n4984
[02/02 17:29:54    182s] n4983
[02/02 17:29:54    182s] n4982
[02/02 17:29:54    182s] n4981
[02/02 17:29:54    182s] n4980
[02/02 17:29:54    182s] n4979
[02/02 17:29:54    182s] n4978
[02/02 17:29:54    182s] n4977
[02/02 17:29:54    182s] n4976
[02/02 17:29:54    182s] n4975
[02/02 17:29:54    182s] n4974
[02/02 17:29:54    182s] n4973
[02/02 17:29:54    182s] n4972
[02/02 17:29:54    182s] n4971
[02/02 17:29:54    182s] n4970
[02/02 17:29:54    182s] n4969
[02/02 17:29:54    182s] n4968
[02/02 17:29:54    182s] n4967
[02/02 17:29:54    182s] n4966
[02/02 17:29:54    182s] n4965
[02/02 17:29:54    182s] n4964
[02/02 17:29:54    182s] n4963
[02/02 17:29:54    182s] n4962
[02/02 17:29:54    182s] n4961
[02/02 17:29:54    182s] n4960
[02/02 17:29:54    182s] n4959
[02/02 17:29:54    182s] n4958
[02/02 17:29:54    182s] n4957
[02/02 17:29:54    182s] n4956
[02/02 17:29:54    182s] n4955
[02/02 17:29:54    182s] n4954
[02/02 17:29:54    182s] n4953
[02/02 17:29:54    182s] n4952
[02/02 17:29:54    182s] n4951
[02/02 17:29:54    182s] n4950
[02/02 17:29:54    182s] n4949
[02/02 17:29:54    182s] n4948
[02/02 17:29:54    182s] n4947
[02/02 17:29:54    182s] n4946
[02/02 17:29:54    182s] n4945
[02/02 17:29:54    182s] n4944
[02/02 17:29:54    182s] n4943
[02/02 17:29:54    182s] n4942
[02/02 17:29:54    182s] n4941
[02/02 17:29:54    182s] n4940
[02/02 17:29:54    182s] n4939
[02/02 17:29:54    182s] n4938
[02/02 17:29:54    182s] n4937
[02/02 17:29:54    182s] n4936
[02/02 17:29:54    182s] n4935
[02/02 17:29:54    182s] n4934
[02/02 17:29:54    182s] n4933
[02/02 17:29:54    182s] n4932
[02/02 17:29:54    182s] n4931
[02/02 17:29:54    182s] n4930
[02/02 17:29:54    182s] n4929
[02/02 17:29:54    182s] n4928
[02/02 17:29:54    182s] n4927
[02/02 17:29:54    182s] n4926
[02/02 17:29:54    182s] n4925
[02/02 17:29:54    182s] n4924
[02/02 17:29:54    182s] n4923
[02/02 17:29:54    182s] n4922
[02/02 17:29:54    182s] n4921
[02/02 17:29:54    182s] n4920
[02/02 17:29:54    182s] n4919
[02/02 17:29:54    182s] n4918
[02/02 17:29:54    182s] n4917
[02/02 17:29:54    182s] n4916
[02/02 17:29:54    182s] n4915
[02/02 17:29:54    182s] n4914
[02/02 17:29:54    182s] n4913
[02/02 17:29:54    182s] n4912
[02/02 17:29:54    182s] n4911
[02/02 17:29:54    182s] n4910
[02/02 17:29:54    182s] n4909
[02/02 17:29:54    182s] n4908
[02/02 17:29:54    182s] n4907
[02/02 17:29:54    182s] n4906
[02/02 17:29:54    182s] n4905
[02/02 17:29:54    182s] n4904
[02/02 17:29:54    182s] n4903
[02/02 17:29:54    182s] n4902
[02/02 17:29:54    182s] n4901
[02/02 17:29:54    182s] n4900
[02/02 17:29:54    182s] n4899
[02/02 17:29:54    182s] n4898
[02/02 17:29:54    182s] n4897
[02/02 17:29:54    182s] n4896
[02/02 17:29:54    182s] n4895
[02/02 17:29:54    182s] n4894
[02/02 17:29:54    182s] n4893
[02/02 17:29:54    182s] n4892
[02/02 17:29:54    182s] n4891
[02/02 17:29:54    182s] n4890
[02/02 17:29:54    182s] n4889
[02/02 17:29:54    182s] n4888
[02/02 17:29:54    182s] n4887
[02/02 17:29:54    182s] n4886
[02/02 17:29:54    182s] n4885
[02/02 17:29:54    182s] n4884
[02/02 17:29:54    182s] n4883
[02/02 17:29:54    182s] n4882
[02/02 17:29:54    182s] n4881
[02/02 17:29:54    182s] n4880
[02/02 17:29:54    182s] n4879
[02/02 17:29:54    182s] n4878
[02/02 17:29:54    182s] n4877
[02/02 17:29:54    182s] n4876
[02/02 17:29:54    182s] n4875
[02/02 17:29:54    182s] n4874
[02/02 17:29:54    182s] n4873
[02/02 17:29:54    182s] n4872
[02/02 17:29:54    182s] n4871
[02/02 17:29:54    182s] n4870
[02/02 17:29:54    182s] n4869
[02/02 17:29:54    182s] n4868
[02/02 17:29:54    182s] n4867
[02/02 17:29:54    182s] n4866
[02/02 17:29:54    182s] n4865
[02/02 17:29:54    182s] n4864
[02/02 17:29:54    182s] n4863
[02/02 17:29:54    182s] n4862
[02/02 17:29:54    182s] n4861
[02/02 17:29:54    182s] n4860
[02/02 17:29:54    182s] n4859
[02/02 17:29:54    182s] n4858
[02/02 17:29:54    182s] n4857
[02/02 17:29:54    182s] n4856
[02/02 17:29:54    182s] n4855
[02/02 17:29:54    182s] n4854
[02/02 17:29:54    182s] n4853
[02/02 17:29:54    182s] n4852
[02/02 17:29:54    182s] n4851
[02/02 17:29:54    182s] n4850
[02/02 17:29:54    182s] n4849
[02/02 17:29:54    182s] n4848
[02/02 17:29:54    182s] n4847
[02/02 17:29:54    182s] n4846
[02/02 17:29:54    182s] n4845
[02/02 17:29:54    182s] n4844
[02/02 17:29:54    182s] n4843
[02/02 17:29:54    182s] n4842
[02/02 17:29:54    182s] n4841
[02/02 17:29:54    182s] n4840
[02/02 17:29:54    182s] n4839
[02/02 17:29:54    182s] n4838
[02/02 17:29:54    182s] n4837
[02/02 17:29:54    182s] n4836
[02/02 17:29:54    182s] n4835
[02/02 17:29:54    182s] n4834
[02/02 17:29:54    182s] n4833
[02/02 17:29:54    182s] n4832
[02/02 17:29:54    182s] n4831
[02/02 17:29:54    182s] n4830
[02/02 17:29:54    182s] n4829
[02/02 17:29:54    182s] n4828
[02/02 17:29:54    182s] n4827
[02/02 17:29:54    182s] n4826
[02/02 17:29:54    182s] n4825
[02/02 17:29:54    182s] n4824
[02/02 17:29:54    182s] n4823
[02/02 17:29:54    182s] n4822
[02/02 17:29:54    182s] n4821
[02/02 17:29:54    182s] n4820
[02/02 17:29:54    182s] n4819
[02/02 17:29:54    182s] n4818
[02/02 17:29:54    182s] n4817
[02/02 17:29:54    182s] n4816
[02/02 17:29:54    182s] n4815
[02/02 17:29:54    182s] n4814
[02/02 17:29:54    182s] n4813
[02/02 17:29:54    182s] n4812
[02/02 17:29:54    182s] n4811
[02/02 17:29:54    182s] n4810
[02/02 17:29:54    182s] n4809
[02/02 17:29:54    182s] n4808
[02/02 17:29:54    182s] n4807
[02/02 17:29:54    182s] n4806
[02/02 17:29:54    182s] n4805
[02/02 17:29:54    182s] n4804
[02/02 17:29:54    182s] n4803
[02/02 17:29:54    182s] n4802
[02/02 17:29:54    182s] n4801
[02/02 17:29:54    182s] n4800
[02/02 17:29:54    182s] n4799
[02/02 17:29:54    182s] n4798
[02/02 17:29:54    182s] n4797
[02/02 17:29:54    182s] n4796
[02/02 17:29:54    182s] n4795
[02/02 17:29:54    182s] n4794
[02/02 17:29:54    182s] n4793
[02/02 17:29:54    182s] n4792
[02/02 17:29:54    182s] n4791
[02/02 17:29:54    182s] n4790
[02/02 17:29:54    182s] n4789
[02/02 17:29:54    182s] n4788
[02/02 17:29:54    182s] n4787
[02/02 17:29:54    182s] n4786
[02/02 17:29:54    182s] n4785
[02/02 17:29:54    182s] n4784
[02/02 17:29:54    182s] n4783
[02/02 17:29:54    182s] n4782
[02/02 17:29:54    182s] n4781
[02/02 17:29:54    182s] n4780
[02/02 17:29:54    182s] n4779
[02/02 17:29:54    182s] n4778
[02/02 17:29:54    182s] n4777
[02/02 17:29:54    182s] n4776
[02/02 17:29:54    182s] n4775
[02/02 17:29:54    182s] n4774
[02/02 17:29:54    182s] n4773
[02/02 17:29:54    182s] n4772
[02/02 17:29:54    182s] n4771
[02/02 17:29:54    182s] n4770
[02/02 17:29:54    182s] n4769
[02/02 17:29:54    182s] n4768
[02/02 17:29:54    182s] n4767
[02/02 17:29:54    182s] n4766
[02/02 17:29:54    182s] n4765
[02/02 17:29:54    182s] n4764
[02/02 17:29:54    182s] n4763
[02/02 17:29:54    182s] n4762
[02/02 17:29:54    182s] n4761
[02/02 17:29:54    182s] n4760
[02/02 17:29:54    182s] n4759
[02/02 17:29:54    182s] n4758
[02/02 17:29:54    182s] n4757
[02/02 17:29:54    182s] n4756
[02/02 17:29:54    182s] n4755
[02/02 17:29:54    182s] n4754
[02/02 17:29:54    182s] n4753
[02/02 17:29:54    182s] n4752
[02/02 17:29:54    182s] n4751
[02/02 17:29:54    182s] n4750
[02/02 17:29:54    182s] n4749
[02/02 17:29:54    182s] n4748
[02/02 17:29:54    182s] n4747
[02/02 17:29:54    182s] n4746
[02/02 17:29:54    182s] n4745
[02/02 17:29:54    182s] n4744
[02/02 17:29:54    182s] n4743
[02/02 17:29:54    182s] n4742
[02/02 17:29:54    182s] n4741
[02/02 17:29:54    182s] n4740
[02/02 17:29:54    182s] n4739
[02/02 17:29:54    182s] n4738
[02/02 17:29:54    182s] n4737
[02/02 17:29:54    182s] n4736
[02/02 17:29:54    182s] n4735
[02/02 17:29:54    182s] n4734
[02/02 17:29:54    182s] n4733
[02/02 17:29:54    182s] n4732
[02/02 17:29:54    182s] n4731
[02/02 17:29:54    182s] n4730
[02/02 17:29:54    182s] n4729
[02/02 17:29:54    182s] n4728
[02/02 17:29:54    182s] n4727
[02/02 17:29:54    182s] n4726
[02/02 17:29:54    182s] n4725
[02/02 17:29:54    182s] n4724
[02/02 17:29:54    182s] n4723
[02/02 17:29:54    182s] n4722
[02/02 17:29:54    182s] n4721
[02/02 17:29:54    182s] n4720
[02/02 17:29:54    182s] n4719
[02/02 17:29:54    182s] n4718
[02/02 17:29:54    182s] n4714
[02/02 17:29:54    182s] n4712
[02/02 17:29:54    182s] n4711
[02/02 17:29:54    182s] n4710
[02/02 17:29:54    182s] n4709
[02/02 17:29:54    182s] n4707
[02/02 17:29:54    182s] n4704
[02/02 17:29:54    182s] n4701
[02/02 17:29:54    182s] n4700
[02/02 17:29:54    182s] n4699
[02/02 17:29:54    182s] n4696
[02/02 17:29:54    182s] n4695
[02/02 17:29:54    182s] n4694
[02/02 17:29:54    182s] n4693
[02/02 17:29:54    182s] n4692
[02/02 17:29:54    182s] n4689
[02/02 17:29:54    182s] n4686
[02/02 17:29:54    182s] n4685
[02/02 17:29:54    182s] n4684
[02/02 17:29:54    182s] n4683
[02/02 17:29:54    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_31_
[02/02 17:29:54    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_30_
[02/02 17:29:54    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_29_
[02/02 17:29:54    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_28_
[02/02 17:29:54    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_27_
[02/02 17:29:54    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_26_
[02/02 17:29:54    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_25_
[02/02 17:29:54    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_22_
[02/02 17:29:54    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_21_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_20_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_18_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_17_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_16_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_14_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_13_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_11_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_10_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_9_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_8_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_7_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_6_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_5_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_4_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_3_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_2_
[02/02 17:29:55    182s] sub_1_root_EX_ALUcomp_add_132_ni_B_0_
[02/02 17:29:55    182s] EX_ALUcomp_N378
[02/02 17:29:55    182s] EX_ALUcomp_N393
[02/02 17:29:55    182s] EX_ALUcomp_N397
[02/02 17:29:55    182s] EX_ALUcomp_N398
[02/02 17:29:55    182s] EX_ALUcomp_N400
[02/02 17:29:55    182s] EX_ALUcomp_N401
[02/02 17:29:55    182s] EX_ALUcomp_N406
[02/02 17:29:55    182s] EX_ALUcomp_N407
[02/02 17:29:55    182s] n4403
[02/02 17:29:55    182s] n4402
[02/02 17:29:55    182s] n4401
[02/02 17:29:55    182s] n4400
[02/02 17:29:55    182s] n4399
[02/02 17:29:55    182s] n4398
[02/02 17:29:55    182s] n4397
[02/02 17:29:55    182s] n4396
[02/02 17:29:55    182s] n4395
[02/02 17:29:55    182s] n4394
[02/02 17:29:55    182s] n4393
[02/02 17:29:55    182s] n4392
[02/02 17:29:55    182s] n4391
[02/02 17:29:55    182s] n4390
[02/02 17:29:55    182s] n4389
[02/02 17:29:55    182s] n4388
[02/02 17:29:55    182s] n4387
[02/02 17:29:55    182s] n4386
[02/02 17:29:55    182s] n4385
[02/02 17:29:55    182s] n4384
[02/02 17:29:55    182s] n4383
[02/02 17:29:55    182s] n4382
[02/02 17:29:55    182s] n4381
[02/02 17:29:55    182s] n4380
[02/02 17:29:55    182s] n4379
[02/02 17:29:55    182s] n4378
[02/02 17:29:55    182s] n4377
[02/02 17:29:55    182s] n4376
[02/02 17:29:55    182s] n4375
[02/02 17:29:55    182s] n4374
[02/02 17:29:55    182s] n4373
[02/02 17:29:55    182s] n4372
[02/02 17:29:55    182s] n4371
[02/02 17:29:55    182s] n4370
[02/02 17:29:55    182s] n4369
[02/02 17:29:55    182s] n4368
[02/02 17:29:55    182s] n4367
[02/02 17:29:55    182s] n4366
[02/02 17:29:55    182s] n4365
[02/02 17:29:55    182s] n4364
[02/02 17:29:55    182s] n4363
[02/02 17:29:55    182s] n4362
[02/02 17:29:55    182s] n4361
[02/02 17:29:55    182s] n4360
[02/02 17:29:55    182s] n4359
[02/02 17:29:55    182s] n4358
[02/02 17:29:55    182s] n4357
[02/02 17:29:55    182s] n4356
[02/02 17:29:55    182s] n4355
[02/02 17:29:55    182s] n4354
[02/02 17:29:55    182s] n4353
[02/02 17:29:55    182s] n4352
[02/02 17:29:55    182s] n4351
[02/02 17:29:55    182s] n4350
[02/02 17:29:55    182s] n4349
[02/02 17:29:55    182s] n4348
[02/02 17:29:55    182s] n4347
[02/02 17:29:55    182s] n4346
[02/02 17:29:55    182s] n4345
[02/02 17:29:55    182s] n4344
[02/02 17:29:55    182s] n4343
[02/02 17:29:55    182s] n4342
[02/02 17:29:55    182s] n4341
[02/02 17:29:55    182s] n4340
[02/02 17:29:55    182s] n4339
[02/02 17:29:55    182s] n4338
[02/02 17:29:55    182s] n4337
[02/02 17:29:55    182s] n4336
[02/02 17:29:55    182s] n4335
[02/02 17:29:55    182s] n4334
[02/02 17:29:55    182s] n4333
[02/02 17:29:55    182s] n4332
[02/02 17:29:55    182s] n4331
[02/02 17:29:55    182s] n4330
[02/02 17:29:55    182s] n4329
[02/02 17:29:55    182s] n4328
[02/02 17:29:55    182s] n4327
[02/02 17:29:55    182s] n4326
[02/02 17:29:55    182s] n4325
[02/02 17:29:55    182s] n4324
[02/02 17:29:55    182s] n4323
[02/02 17:29:55    182s] n4322
[02/02 17:29:55    182s] n4321
[02/02 17:29:55    182s] n4320
[02/02 17:29:55    182s] n4319
[02/02 17:29:55    182s] n4318
[02/02 17:29:55    182s] n4317
[02/02 17:29:55    182s] n4316
[02/02 17:29:55    182s] n4315
[02/02 17:29:55    182s] n4314
[02/02 17:29:55    182s] n4313
[02/02 17:29:55    182s] n4312
[02/02 17:29:55    182s] n4311
[02/02 17:29:55    182s] n4310
[02/02 17:29:55    182s] n4309
[02/02 17:29:55    182s] n4308
[02/02 17:29:55    182s] n4307
[02/02 17:29:55    182s] n4306
[02/02 17:29:55    182s] n4305
[02/02 17:29:55    182s] n4304
[02/02 17:29:55    182s] n4303
[02/02 17:29:55    182s] n4302
[02/02 17:29:55    182s] n4301
[02/02 17:29:55    182s] n4300
[02/02 17:29:55    182s] n4299
[02/02 17:29:55    182s] n4298
[02/02 17:29:55    182s] n4297
[02/02 17:29:55    182s] n4296
[02/02 17:29:55    182s] n4295
[02/02 17:29:55    182s] n4294
[02/02 17:29:55    182s] n4293
[02/02 17:29:55    182s] n4292
[02/02 17:29:55    182s] n4291
[02/02 17:29:55    182s] n4290
[02/02 17:29:55    182s] n4289
[02/02 17:29:55    182s] n4288
[02/02 17:29:55    182s] n4287
[02/02 17:29:55    182s] n4286
[02/02 17:29:55    182s] n4285
[02/02 17:29:55    182s] n4284
[02/02 17:29:55    182s] n4283
[02/02 17:29:55    182s] n4282
[02/02 17:29:55    182s] n4281
[02/02 17:29:55    182s] n4280
[02/02 17:29:55    182s] n4279
[02/02 17:29:55    182s] n4278
[02/02 17:29:55    182s] n4277
[02/02 17:29:55    182s] n4276
[02/02 17:29:55    182s] n4275
[02/02 17:29:55    182s] n4274
[02/02 17:29:55    182s] n4273
[02/02 17:29:55    182s] n4272
[02/02 17:29:55    182s] n4271
[02/02 17:29:55    182s] n4270
[02/02 17:29:55    182s] n4269
[02/02 17:29:55    182s] n4268
[02/02 17:29:55    182s] n4267
[02/02 17:29:55    182s] n4266
[02/02 17:29:55    182s] n4265
[02/02 17:29:55    182s] n4264
[02/02 17:29:55    182s] n4263
[02/02 17:29:55    182s] n4262
[02/02 17:29:55    182s] n4261
[02/02 17:29:55    182s] n4260
[02/02 17:29:55    182s] n4259
[02/02 17:29:55    182s] n4258
[02/02 17:29:55    182s] n4257
[02/02 17:29:55    182s] n4256
[02/02 17:29:55    182s] n4255
[02/02 17:29:55    182s] n4254
[02/02 17:29:55    182s] n4253
[02/02 17:29:55    182s] n4252
[02/02 17:29:55    182s] n4251
[02/02 17:29:55    182s] n4250
[02/02 17:29:55    182s] n4249
[02/02 17:29:55    182s] n4248
[02/02 17:29:55    182s] n4247
[02/02 17:29:55    182s] n4246
[02/02 17:29:55    182s] n4245
[02/02 17:29:55    182s] n4244
[02/02 17:29:55    182s] n4243
[02/02 17:29:55    182s] n4242
[02/02 17:29:55    182s] n4241
[02/02 17:29:55    182s] n4240
[02/02 17:29:55    182s] n4239
[02/02 17:29:55    182s] n4238
[02/02 17:29:55    182s] n4237
[02/02 17:29:55    182s] n4236
[02/02 17:29:55    182s] n4235
[02/02 17:29:55    182s] n4234
[02/02 17:29:55    182s] n4233
[02/02 17:29:55    182s] n4232
[02/02 17:29:55    182s] n4231
[02/02 17:29:55    182s] n4230
[02/02 17:29:55    182s] n4229
[02/02 17:29:55    182s] n4228
[02/02 17:29:55    182s] n4227
[02/02 17:29:55    182s] n4226
[02/02 17:29:55    182s] n4225
[02/02 17:29:55    182s] n4224
[02/02 17:29:55    182s] n4223
[02/02 17:29:55    182s] n4222
[02/02 17:29:55    182s] n4221
[02/02 17:29:55    182s] n4220
[02/02 17:29:55    182s] n4219
[02/02 17:29:55    182s] n4218
[02/02 17:29:55    182s] n4217
[02/02 17:29:55    182s] n4216
[02/02 17:29:55    182s] n4215
[02/02 17:29:55    182s] n4214
[02/02 17:29:55    182s] n4213
[02/02 17:29:55    182s] n4212
[02/02 17:29:55    182s] n4211
[02/02 17:29:55    182s] n4210
[02/02 17:29:55    182s] n4209
[02/02 17:29:55    182s] n4208
[02/02 17:29:55    182s] n4207
[02/02 17:29:55    182s] n4206
[02/02 17:29:55    182s] n4205
[02/02 17:29:55    182s] n4204
[02/02 17:29:55    182s] n4203
[02/02 17:29:55    182s] n4202
[02/02 17:29:55    182s] n4201
[02/02 17:29:55    182s] n4200
[02/02 17:29:55    182s] n4199
[02/02 17:29:55    182s] n4198
[02/02 17:29:55    182s] n4197
[02/02 17:29:55    182s] n4196
[02/02 17:29:55    182s] n4195
[02/02 17:29:55    182s] n4194
[02/02 17:29:55    182s] n4193
[02/02 17:29:55    182s] n4192
[02/02 17:29:55    182s] n4191
[02/02 17:29:55    182s] n4190
[02/02 17:29:55    182s] n4189
[02/02 17:29:55    182s] n4188
[02/02 17:29:55    182s] n4187
[02/02 17:29:55    182s] n4186
[02/02 17:29:55    182s] n4185
[02/02 17:29:55    182s] n4184
[02/02 17:29:55    182s] n4183
[02/02 17:29:55    182s] n4182
[02/02 17:29:55    182s] n4181
[02/02 17:29:55    182s] n4180
[02/02 17:29:55    182s] n4179
[02/02 17:29:55    182s] n4178
[02/02 17:29:55    182s] n4177
[02/02 17:29:55    182s] n4176
[02/02 17:29:55    182s] n4175
[02/02 17:29:55    182s] n4174
[02/02 17:29:55    182s] n4173
[02/02 17:29:55    182s] n4172
[02/02 17:29:55    182s] n4171
[02/02 17:29:55    182s] n4170
[02/02 17:29:55    182s] n4169
[02/02 17:29:55    182s] n4168
[02/02 17:29:55    182s] n4167
[02/02 17:29:55    182s] n4166
[02/02 17:29:55    182s] n4165
[02/02 17:29:55    182s] n4164
[02/02 17:29:55    182s] n4163
[02/02 17:29:55    182s] n4162
[02/02 17:29:55    182s] n4161
[02/02 17:29:55    182s] n4160
[02/02 17:29:55    182s] n4159
[02/02 17:29:55    182s] n4158
[02/02 17:29:55    182s] n4157
[02/02 17:29:55    182s] n4156
[02/02 17:29:55    182s] n4155
[02/02 17:29:55    182s] n4154
[02/02 17:29:55    182s] n4153
[02/02 17:29:55    182s] n4152
[02/02 17:29:55    182s] n4151
[02/02 17:29:55    182s] n4150
[02/02 17:29:55    182s] n4149
[02/02 17:29:55    182s] n4148
[02/02 17:29:55    182s] n4147
[02/02 17:29:55    182s] n4146
[02/02 17:29:55    182s] n4145
[02/02 17:29:55    182s] n4144
[02/02 17:29:55    182s] n4143
[02/02 17:29:55    182s] n4142
[02/02 17:29:55    182s] n4141
[02/02 17:29:55    182s] n4140
[02/02 17:29:55    182s] n4139
[02/02 17:29:55    182s] n4138
[02/02 17:29:55    182s] n4137
[02/02 17:29:55    182s] n4136
[02/02 17:29:55    182s] n4135
[02/02 17:29:55    182s] n4134
[02/02 17:29:55    182s] n4133
[02/02 17:29:55    182s] n4132
[02/02 17:29:55    182s] n4131
[02/02 17:29:55    182s] n4130
[02/02 17:29:55    182s] n4129
[02/02 17:29:55    182s] n4128
[02/02 17:29:55    182s] n4127
[02/02 17:29:55    182s] n4126
[02/02 17:29:55    182s] n4125
[02/02 17:29:55    182s] n4124
[02/02 17:29:55    182s] n4123
[02/02 17:29:55    182s] n4122
[02/02 17:29:55    182s] n4121
[02/02 17:29:55    182s] n4120
[02/02 17:29:55    182s] n4119
[02/02 17:29:55    182s] n4118
[02/02 17:29:55    182s] n4117
[02/02 17:29:55    182s] n4116
[02/02 17:29:55    182s] n4115
[02/02 17:29:55    182s] n4114
[02/02 17:29:55    182s] n4113
[02/02 17:29:55    182s] n4112
[02/02 17:29:55    182s] n4111
[02/02 17:29:55    182s] n4110
[02/02 17:29:55    182s] n4109
[02/02 17:29:55    182s] n4108
[02/02 17:29:55    182s] n4107
[02/02 17:29:55    182s] n4106
[02/02 17:29:55    182s] n4105
[02/02 17:29:55    182s] n4104
[02/02 17:29:55    182s] n4103
[02/02 17:29:55    182s] n4102
[02/02 17:29:55    182s] n4101
[02/02 17:29:55    182s] n4100
[02/02 17:29:55    182s] n4099
[02/02 17:29:55    182s] n4098
[02/02 17:29:55    182s] n4097
[02/02 17:29:55    182s] n4096
[02/02 17:29:55    182s] n4095
[02/02 17:29:55    182s] n4094
[02/02 17:29:55    182s] n4093
[02/02 17:29:55    182s] n4092
[02/02 17:29:55    182s] n4091
[02/02 17:29:55    182s] n4090
[02/02 17:29:55    182s] n4089
[02/02 17:29:55    182s] n4088
[02/02 17:29:55    182s] n4087
[02/02 17:29:55    182s] n4086
[02/02 17:29:55    182s] n4085
[02/02 17:29:55    182s] n4084
[02/02 17:29:55    182s] n4083
[02/02 17:29:55    182s] n4082
[02/02 17:29:55    182s] n4081
[02/02 17:29:55    182s] n4080
[02/02 17:29:55    182s] n4079
[02/02 17:29:55    182s] n4078
[02/02 17:29:55    182s] n4077
[02/02 17:29:55    182s] n4076
[02/02 17:29:55    182s] n4075
[02/02 17:29:55    182s] n4074
[02/02 17:29:55    182s] n4073
[02/02 17:29:55    182s] n4072
[02/02 17:29:55    182s] n4071
[02/02 17:29:55    182s] n4070
[02/02 17:29:55    182s] n4069
[02/02 17:29:55    182s] n4068
[02/02 17:29:55    182s] n4067
[02/02 17:29:55    182s] n4066
[02/02 17:29:55    182s] n4065
[02/02 17:29:55    182s] n4064
[02/02 17:29:55    182s] n4063
[02/02 17:29:55    182s] n4062
[02/02 17:29:55    182s] n4061
[02/02 17:29:55    182s] n4060
[02/02 17:29:55    182s] n4059
[02/02 17:29:55    182s] n4058
[02/02 17:29:55    182s] n4057
[02/02 17:29:55    182s] n4056
[02/02 17:29:55    182s] n4055
[02/02 17:29:55    182s] n4054
[02/02 17:29:55    182s] n4053
[02/02 17:29:55    182s] n4052
[02/02 17:29:55    182s] n4051
[02/02 17:29:55    182s] n4050
[02/02 17:29:55    182s] n4049
[02/02 17:29:55    182s] n4048
[02/02 17:29:55    182s] n4047
[02/02 17:29:55    182s] n4046
[02/02 17:29:55    182s] n4045
[02/02 17:29:55    182s] n4044
[02/02 17:29:55    182s] n4043
[02/02 17:29:55    182s] n4042
[02/02 17:29:55    182s] n4041
[02/02 17:29:55    182s] n4040
[02/02 17:29:55    182s] n4039
[02/02 17:29:55    182s] n4038
[02/02 17:29:55    182s] n4037
[02/02 17:29:55    182s] n4036
[02/02 17:29:55    182s] n4035
[02/02 17:29:55    182s] n4034
[02/02 17:29:55    182s] n4033
[02/02 17:29:55    182s] n4032
[02/02 17:29:55    182s] n4031
[02/02 17:29:55    182s] n4030
[02/02 17:29:55    182s] n4029
[02/02 17:29:55    182s] n4028
[02/02 17:29:55    182s] n4027
[02/02 17:29:55    182s] n4026
[02/02 17:29:55    182s] n4025
[02/02 17:29:55    182s] n4024
[02/02 17:29:55    182s] n4023
[02/02 17:29:55    182s] n4022
[02/02 17:29:55    182s] n4021
[02/02 17:29:55    182s] n4020
[02/02 17:29:55    182s] n4019
[02/02 17:29:55    182s] n4018
[02/02 17:29:55    182s] n4017
[02/02 17:29:55    182s] n4016
[02/02 17:29:55    182s] n4015
[02/02 17:29:55    182s] n4014
[02/02 17:29:55    182s] n4013
[02/02 17:29:55    182s] n4012
[02/02 17:29:55    182s] n4011
[02/02 17:29:55    182s] n4010
[02/02 17:29:55    182s] n4009
[02/02 17:29:55    182s] n4008
[02/02 17:29:55    182s] n4007
[02/02 17:29:55    182s] n4006
[02/02 17:29:55    182s] n4005
[02/02 17:29:55    182s] n4004
[02/02 17:29:55    182s] n4003
[02/02 17:29:55    182s] n4002
[02/02 17:29:55    182s] n4001
[02/02 17:29:55    182s] n4000
[02/02 17:29:55    182s] n3999
[02/02 17:29:55    182s] n3998
[02/02 17:29:55    182s] n3997
[02/02 17:29:55    182s] n3996
[02/02 17:29:55    182s] n3995
[02/02 17:29:55    182s] n3994
[02/02 17:29:55    182s] n3993
[02/02 17:29:55    182s] n3992
[02/02 17:29:55    182s] n3991
[02/02 17:29:55    182s] n3990
[02/02 17:29:55    182s] n3989
[02/02 17:29:55    182s] n3988
[02/02 17:29:55    182s] n3987
[02/02 17:29:55    182s] n3986
[02/02 17:29:55    182s] n3985
[02/02 17:29:55    182s] n3984
[02/02 17:29:55    182s] n3983
[02/02 17:29:55    182s] n3982
[02/02 17:29:55    182s] n3981
[02/02 17:29:55    182s] n3980
[02/02 17:29:55    182s] n3979
[02/02 17:29:55    182s] n3978
[02/02 17:29:55    182s] n3977
[02/02 17:29:55    182s] n3976
[02/02 17:29:55    182s] n3975
[02/02 17:29:55    182s] n3974
[02/02 17:29:55    182s] n3973
[02/02 17:29:55    182s] n3972
[02/02 17:29:55    182s] n3971
[02/02 17:29:55    182s] n3970
[02/02 17:29:55    182s] n3969
[02/02 17:29:55    182s] n3968
[02/02 17:29:55    182s] n3967
[02/02 17:29:55    182s] n3966
[02/02 17:29:55    182s] n3965
[02/02 17:29:55    182s] n3964
[02/02 17:29:55    182s] n3963
[02/02 17:29:55    182s] n3962
[02/02 17:29:55    182s] n3961
[02/02 17:29:55    182s] n3960
[02/02 17:29:55    182s] n3959
[02/02 17:29:55    182s] n3958
[02/02 17:29:55    182s] n3957
[02/02 17:29:55    182s] n3956
[02/02 17:29:55    182s] n3955
[02/02 17:29:55    182s] n3954
[02/02 17:29:55    182s] n3953
[02/02 17:29:55    182s] n3952
[02/02 17:29:55    182s] n3951
[02/02 17:29:55    182s] n3950
[02/02 17:29:55    182s] n3949
[02/02 17:29:55    182s] n3948
[02/02 17:29:55    182s] n3947
[02/02 17:29:55    182s] n3946
[02/02 17:29:55    182s] n3945
[02/02 17:29:55    182s] n3944
[02/02 17:29:55    182s] n3943
[02/02 17:29:55    182s] n3942
[02/02 17:29:55    182s] n3941
[02/02 17:29:55    182s] n3940
[02/02 17:29:55    182s] n3939
[02/02 17:29:55    182s] n3938
[02/02 17:29:55    182s] n3937
[02/02 17:29:55    182s] n3936
[02/02 17:29:55    182s] n3935
[02/02 17:29:55    182s] n3934
[02/02 17:29:55    182s] n3933
[02/02 17:29:55    182s] n3932
[02/02 17:29:55    182s] n3931
[02/02 17:29:55    182s] n3930
[02/02 17:29:55    182s] n3929
[02/02 17:29:55    182s] n3928
[02/02 17:29:55    182s] n3927
[02/02 17:29:55    182s] n3926
[02/02 17:29:55    182s] n3925
[02/02 17:29:55    182s] n3924
[02/02 17:29:55    182s] n3805
[02/02 17:29:55    182s] n3804
[02/02 17:29:55    182s] n3802
[02/02 17:29:55    182s] n3798
[02/02 17:29:55    182s] n3797
[02/02 17:29:55    182s] n3796
[02/02 17:29:55    182s] n3795
[02/02 17:29:55    182s] n3644
[02/02 17:29:55    182s] n3643
[02/02 17:29:55    182s] n3642
[02/02 17:29:55    182s] n3641
[02/02 17:29:55    182s] n3640
[02/02 17:29:55    182s] n3639
[02/02 17:29:55    182s] n3638
[02/02 17:29:55    182s] n3637
[02/02 17:29:55    182s] n3636
[02/02 17:29:55    182s] n3635
[02/02 17:29:55    182s] n3634
[02/02 17:29:55    182s] n3633
[02/02 17:29:55    182s] n3632
[02/02 17:29:55    182s] n3631
[02/02 17:29:55    182s] n3630
[02/02 17:29:55    182s] n3629
[02/02 17:29:55    182s] n3628
[02/02 17:29:55    182s] n3627
[02/02 17:29:55    182s] n3626
[02/02 17:29:55    182s] n3625
[02/02 17:29:55    182s] n3624
[02/02 17:29:55    182s] n3623
[02/02 17:29:55    182s] n3622
[02/02 17:29:55    182s] n3621
[02/02 17:29:55    182s] n3587
[02/02 17:29:55    182s] n3530
[02/02 17:29:55    182s] n3529
[02/02 17:29:55    182s] n3528
[02/02 17:29:55    182s] n3527
[02/02 17:29:55    182s] n3526
[02/02 17:29:55    182s] n3525
[02/02 17:29:55    182s] n3524
[02/02 17:29:55    182s] n3523
[02/02 17:29:55    182s] n3522
[02/02 17:29:55    182s] n3521
[02/02 17:29:55    182s] n3497
[02/02 17:29:55    182s] n3496
[02/02 17:29:55    182s] n3495
[02/02 17:29:55    182s] n3494
[02/02 17:29:55    182s] n3493
[02/02 17:29:55    182s] n3492
[02/02 17:29:55    182s] n3491
[02/02 17:29:55    182s] n3490
[02/02 17:29:55    182s] n3489
[02/02 17:29:55    182s] n3488
[02/02 17:29:55    182s] n3487
[02/02 17:29:55    182s] n3486
[02/02 17:29:55    182s] n3485
[02/02 17:29:55    182s] n3484
[02/02 17:29:55    182s] n3460
[02/02 17:29:55    182s] n3459
[02/02 17:29:55    182s] n3458
[02/02 17:29:55    182s] n3457
[02/02 17:29:55    182s] n3456
[02/02 17:29:55    182s] n3455
[02/02 17:29:55    182s] n3454
[02/02 17:29:55    182s] n3453
[02/02 17:29:55    182s] n3452
[02/02 17:29:55    182s] n3451
[02/02 17:29:55    182s] n3393
[02/02 17:29:55    182s] n3392
[02/02 17:29:55    182s] n3391
[02/02 17:29:55    182s] n3390
[02/02 17:29:55    182s] n3389
[02/02 17:29:55    182s] n3388
[02/02 17:29:55    182s] n3387
[02/02 17:29:55    182s] n3386
[02/02 17:29:55    182s] n3385
[02/02 17:29:55    182s] n3384
[02/02 17:29:55    182s] n3360
[02/02 17:29:55    182s] n3359
[02/02 17:29:55    182s] n3358
[02/02 17:29:55    182s] n3357
[02/02 17:29:55    182s] n3356
[02/02 17:29:55    182s] n3355
[02/02 17:29:55    182s] n3354
[02/02 17:29:55    182s] n3353
[02/02 17:29:55    182s] n3352
[02/02 17:29:55    182s] n3351
[02/02 17:29:55    182s] n3350
[02/02 17:29:55    182s] n3075
[02/02 17:29:55    182s] n3074
[02/02 17:29:55    182s] n3073
[02/02 17:29:55    182s] n3071
[02/02 17:29:55    182s] n3069
[02/02 17:29:55    182s] n3044
[02/02 17:29:55    182s] n3043
[02/02 17:29:55    182s] n2852
[02/02 17:29:55    182s] n2851
[02/02 17:29:55    182s] n2850
[02/02 17:29:55    182s] n2849
[02/02 17:29:55    182s] n2848
[02/02 17:29:55    182s] n2847
[02/02 17:29:55    182s] n2846
[02/02 17:29:55    182s] n2738
[02/02 17:29:55    182s] n2737
[02/02 17:29:55    182s] n2736
[02/02 17:29:55    182s] n2735
[02/02 17:29:55    182s] n2734
[02/02 17:29:55    182s] n2733
[02/02 17:29:55    182s] n2732
[02/02 17:29:55    182s] n2644
[02/02 17:29:55    182s] n2643
[02/02 17:29:55    182s] n2642
[02/02 17:29:55    182s] n2641
[02/02 17:29:55    182s] n2640
[02/02 17:29:55    182s] n2639
[02/02 17:29:55    182s] n2638
[02/02 17:29:55    182s] n2550
[02/02 17:29:55    182s] n2549
[02/02 17:29:55    182s] n2548
[02/02 17:29:55    182s] n2547
[02/02 17:29:55    182s] n2546
[02/02 17:29:55    182s] n2545
[02/02 17:29:55    182s] n2544
[02/02 17:29:55    182s] n2451
[02/02 17:29:55    182s] n2450
[02/02 17:29:55    182s] n2449
[02/02 17:29:55    182s] n2448
[02/02 17:29:55    182s] n2447
[02/02 17:29:55    182s] n2446
[02/02 17:29:55    182s] n2445
[02/02 17:29:55    182s] n2337
[02/02 17:29:55    182s] n2336
[02/02 17:29:55    182s] n2330
[02/02 17:29:55    182s] n2329
[02/02 17:29:55    182s] n2328
[02/02 17:29:55    182s] n2327
[02/02 17:29:55    182s] n2326
[02/02 17:29:55    182s] n2214
[02/02 17:29:55    182s] n2213
[02/02 17:29:55    182s] n2212
[02/02 17:29:55    182s] n2211
[02/02 17:29:55    182s] n2210
[02/02 17:29:55    182s] n2209
[02/02 17:29:55    182s] n2208
[02/02 17:29:55    182s] n2202
[02/02 17:29:55    182s] n2201
[02/02 17:29:55    182s] n2200
[02/02 17:29:55    182s] n2199
[02/02 17:29:55    182s] n2198
[02/02 17:29:55    182s] n2197
[02/02 17:29:55    182s] n2196
[02/02 17:29:55    182s] n2195
[02/02 17:29:55    182s] n2194
[02/02 17:29:55    182s] n2193
[02/02 17:29:55    182s] n2192
[02/02 17:29:55    182s] n2191
[02/02 17:29:55    182s] n2190
[02/02 17:29:55    182s] n2184
[02/02 17:29:55    182s] n2183
[02/02 17:29:55    182s] n2182
[02/02 17:29:55    182s] n2181
[02/02 17:29:55    182s] n2180
[02/02 17:29:55    182s] n2179
[02/02 17:29:55    182s] n2178
[02/02 17:29:55    182s] n2177
[02/02 17:29:55    182s] n2176
[02/02 17:29:55    182s] n2175
[02/02 17:29:55    182s] n2174
[02/02 17:29:55    182s] n2173
[02/02 17:29:55    182s] n2172
[02/02 17:29:55    182s] n2166
[02/02 17:29:55    182s] n2165
[02/02 17:29:55    182s] n2164
[02/02 17:29:55    182s] n2163
[02/02 17:29:55    182s] n2162
[02/02 17:29:55    182s] n2161
[02/02 17:29:55    182s] n2160
[02/02 17:29:55    182s] n2159
[02/02 17:29:55    182s] n2158
[02/02 17:29:55    182s] n2157
[02/02 17:29:55    182s] n2156
[02/02 17:29:55    182s] n2155
[02/02 17:29:55    182s] n2154
[02/02 17:29:55    182s] n2148
[02/02 17:29:55    182s] n2147
[02/02 17:29:55    182s] n2146
[02/02 17:29:55    182s] n2145
[02/02 17:29:55    182s] n2144
[02/02 17:29:55    182s] n2143
[02/02 17:29:55    182s] n2142
[02/02 17:29:55    182s] n2141
[02/02 17:29:55    182s] n2140
[02/02 17:29:55    182s] n2139
[02/02 17:29:55    182s] n2138
[02/02 17:29:55    182s] n2137
[02/02 17:29:55    182s] n2136
[02/02 17:29:55    182s] n2130
[02/02 17:29:55    182s] n2129
[02/02 17:29:55    182s] n2128
[02/02 17:29:55    182s] n2127
[02/02 17:29:55    182s] n2126
[02/02 17:29:55    182s] n2125
[02/02 17:29:55    182s] n2124
[02/02 17:29:55    182s] n2123
[02/02 17:29:55    182s] n2122
[02/02 17:29:55    182s] n2121
[02/02 17:29:55    182s] n2120
[02/02 17:29:55    182s] n2119
[02/02 17:29:55    182s] n2118
[02/02 17:29:55    182s] n2117
[02/02 17:29:55    182s] n2116
[02/02 17:29:55    182s] n2115
[02/02 17:29:55    182s] n2114
[02/02 17:29:55    182s] n2113
[02/02 17:29:55    182s] n2112
[02/02 17:29:55    182s] n2111
[02/02 17:29:55    182s] n2110
[02/02 17:29:55    182s] n2109
[02/02 17:29:55    182s] n2108
[02/02 17:29:55    182s] n2107
[02/02 17:29:55    182s] n2106
[02/02 17:29:55    182s] n2105
[02/02 17:29:55    182s] n2104
[02/02 17:29:55    182s] n2103
[02/02 17:29:55    182s] n2102
[02/02 17:29:55    182s] n2101
[02/02 17:29:55    182s] n2100
[02/02 17:29:55    182s] n2099
[02/02 17:29:55    182s] n2098
[02/02 17:29:55    182s] n2097
[02/02 17:29:55    182s] n2096
[02/02 17:29:55    182s] n2095
[02/02 17:29:55    182s] n2094
[02/02 17:29:55    182s] n2093
[02/02 17:29:55    182s] n2092
[02/02 17:29:55    182s] n2091
[02/02 17:29:55    182s] n2090
[02/02 17:29:55    182s] n2089
[02/02 17:29:55    182s] n2088
[02/02 17:29:55    182s] n2087
[02/02 17:29:55    182s] n2086
[02/02 17:29:55    182s] n2085
[02/02 17:29:55    182s] n2084
[02/02 17:29:55    182s] n2083
[02/02 17:29:55    182s] n2082
[02/02 17:29:55    182s] n2081
[02/02 17:29:55    182s] n2080
[02/02 17:29:55    182s] n2079
[02/02 17:29:55    182s] n2078
[02/02 17:29:55    182s] n2077
[02/02 17:29:55    182s] n2076
[02/02 17:29:55    182s] n2075
[02/02 17:29:55    182s] n2074
[02/02 17:29:55    182s] n2073
[02/02 17:29:55    182s] n2072
[02/02 17:29:55    182s] n2071
[02/02 17:29:55    182s] n2070
[02/02 17:29:55    182s] n2069
[02/02 17:29:55    182s] n2068
[02/02 17:29:55    182s] n2067
[02/02 17:29:55    182s] n2066
[02/02 17:29:55    182s] n2065
[02/02 17:29:55    182s] n2064
[02/02 17:29:55    182s] n2063
[02/02 17:29:55    182s] n2062
[02/02 17:29:55    182s] n2061
[02/02 17:29:55    182s] n2060
[02/02 17:29:55    182s] n2059
[02/02 17:29:55    182s] n2058
[02/02 17:29:55    182s] n2057
[02/02 17:29:55    182s] n2056
[02/02 17:29:55    182s] n2055
[02/02 17:29:55    182s] n2054
[02/02 17:29:55    182s] n2053
[02/02 17:29:55    182s] n2052
[02/02 17:29:55    182s] n2051
[02/02 17:29:55    182s] n2050
[02/02 17:29:55    182s] n2049
[02/02 17:29:55    182s] n2048
[02/02 17:29:55    182s] n2047
[02/02 17:29:55    182s] n2046
[02/02 17:29:55    182s] n2045
[02/02 17:29:55    182s] n2044
[02/02 17:29:55    182s] n2043
[02/02 17:29:55    182s] n2042
[02/02 17:29:55    182s] n2041
[02/02 17:29:55    182s] n2040
[02/02 17:29:55    182s] n2039
[02/02 17:29:55    182s] n2038
[02/02 17:29:55    182s] n2037
[02/02 17:29:55    182s] n2036
[02/02 17:29:55    182s] n2035
[02/02 17:29:55    182s] n2034
[02/02 17:29:55    182s] n2033
[02/02 17:29:55    182s] n2032
[02/02 17:29:55    182s] n2031
[02/02 17:29:55    182s] n2030
[02/02 17:29:55    182s] n2029
[02/02 17:29:55    182s] n2028
[02/02 17:29:55    182s] n2027
[02/02 17:29:55    182s] n2026
[02/02 17:29:55    182s] n2025
[02/02 17:29:55    182s] n2024
[02/02 17:29:55    182s] n2023
[02/02 17:29:55    182s] n2022
[02/02 17:29:55    182s] n2021
[02/02 17:29:55    182s] n2020
[02/02 17:29:55    182s] n2019
[02/02 17:29:55    182s] n2018
[02/02 17:29:55    182s] n2017
[02/02 17:29:55    182s] n2016
[02/02 17:29:55    182s] n2015
[02/02 17:29:55    182s] n2014
[02/02 17:29:55    182s] n2013
[02/02 17:29:55    182s] n2012
[02/02 17:29:55    182s] n2011
[02/02 17:29:55    182s] n2010
[02/02 17:29:55    182s] n2009
[02/02 17:29:55    182s] n2008
[02/02 17:29:55    182s] n2007
[02/02 17:29:55    182s] n2006
[02/02 17:29:55    182s] n2005
[02/02 17:29:55    182s] n2004
[02/02 17:29:55    182s] n2003
[02/02 17:29:55    182s] n2002
[02/02 17:29:55    182s] n2001
[02/02 17:29:55    182s] n2000
[02/02 17:29:55    182s] n1999
[02/02 17:29:55    182s] n1998
[02/02 17:29:55    182s] n1997
[02/02 17:29:55    182s] n1996
[02/02 17:29:55    182s] n1995
[02/02 17:29:55    182s] n1994
[02/02 17:29:55    182s] n1993
[02/02 17:29:55    182s] n1992
[02/02 17:29:55    182s] n1991
[02/02 17:29:55    182s] n1990
[02/02 17:29:55    182s] n1989
[02/02 17:29:55    182s] n1988
[02/02 17:29:55    182s] n1987
[02/02 17:29:55    182s] n1986
[02/02 17:29:55    182s] n1985
[02/02 17:29:55    182s] n1984
[02/02 17:29:55    182s] n1983
[02/02 17:29:55    182s] n1982
[02/02 17:29:55    182s] n1981
[02/02 17:29:55    182s] n1980
[02/02 17:29:55    182s] n1979
[02/02 17:29:55    182s] n1978
[02/02 17:29:55    182s] n1977
[02/02 17:29:55    182s] n1976
[02/02 17:29:55    182s] n1975
[02/02 17:29:55    182s] n1974
[02/02 17:29:55    182s] n1973
[02/02 17:29:55    182s] n1972
[02/02 17:29:55    182s] n1971
[02/02 17:29:55    182s] n1970
[02/02 17:29:55    182s] n1969
[02/02 17:29:55    182s] n1968
[02/02 17:29:55    182s] n1967
[02/02 17:29:55    182s] n1966
[02/02 17:29:55    182s] n1965
[02/02 17:29:55    182s] n1964
[02/02 17:29:55    182s] n1963
[02/02 17:29:55    182s] n1962
[02/02 17:29:55    182s] n1961
[02/02 17:29:55    182s] n1960
[02/02 17:29:55    182s] n1959
[02/02 17:29:55    182s] n1958
[02/02 17:29:55    182s] n1957
[02/02 17:29:55    182s] n1956
[02/02 17:29:55    182s] n1955
[02/02 17:29:55    182s] n1954
[02/02 17:29:55    182s] n1953
[02/02 17:29:55    182s] n1952
[02/02 17:29:55    182s] n1951
[02/02 17:29:55    182s] n1950
[02/02 17:29:55    182s] n1949
[02/02 17:29:55    182s] n1948
[02/02 17:29:55    182s] n1947
[02/02 17:29:55    182s] n1946
[02/02 17:29:55    182s] n1945
[02/02 17:29:55    182s] n1944
[02/02 17:29:55    182s] n1943
[02/02 17:29:55    182s] n1942
[02/02 17:29:55    182s] n1941
[02/02 17:29:55    182s] n1940
[02/02 17:29:55    182s] n1939
[02/02 17:29:55    182s] n1938
[02/02 17:29:55    182s] n1937
[02/02 17:29:55    182s] n1936
[02/02 17:29:55    182s] n1935
[02/02 17:29:55    182s] n1934
[02/02 17:29:55    182s] n1933
[02/02 17:29:55    182s] n1932
[02/02 17:29:55    182s] n1931
[02/02 17:29:55    182s] n1930
[02/02 17:29:55    182s] n1929
[02/02 17:29:55    182s] n1928
[02/02 17:29:55    182s] n1927
[02/02 17:29:55    182s] n1926
[02/02 17:29:55    182s] n1925
[02/02 17:29:55    182s] n1924
[02/02 17:29:55    182s] n1923
[02/02 17:29:55    182s] n1922
[02/02 17:29:55    182s] n1921
[02/02 17:29:55    182s] n1920
[02/02 17:29:55    182s] n1919
[02/02 17:29:55    182s] n1918
[02/02 17:29:55    182s] n1917
[02/02 17:29:55    182s] n1916
[02/02 17:29:55    182s] n1915
[02/02 17:29:55    182s] n1914
[02/02 17:29:55    182s] n1913
[02/02 17:29:55    182s] n1912
[02/02 17:29:55    182s] n1911
[02/02 17:29:55    182s] n1910
[02/02 17:29:55    182s] n1909
[02/02 17:29:55    182s] n1908
[02/02 17:29:55    182s] n1907
[02/02 17:29:55    182s] n1906
[02/02 17:29:55    182s] n1905
[02/02 17:29:55    182s] n1904
[02/02 17:29:55    182s] n1903
[02/02 17:29:55    182s] n1902
[02/02 17:29:55    182s] n1901
[02/02 17:29:55    182s] n1900
[02/02 17:29:55    182s] n1899
[02/02 17:29:55    182s] n1898
[02/02 17:29:55    182s] n1897
[02/02 17:29:55    182s] n1896
[02/02 17:29:55    182s] n1895
[02/02 17:29:55    182s] n1894
[02/02 17:29:55    182s] n1893
[02/02 17:29:55    182s] n1892
[02/02 17:29:55    182s] n1891
[02/02 17:29:55    182s] n1890
[02/02 17:29:55    182s] n1889
[02/02 17:29:55    182s] n1888
[02/02 17:29:55    182s] n1887
[02/02 17:29:55    182s] n1886
[02/02 17:29:55    182s] n1885
[02/02 17:29:55    182s] n1884
[02/02 17:29:55    182s] n1878
[02/02 17:29:55    182s] n1877
[02/02 17:29:55    182s] n1876
[02/02 17:29:55    182s] n1875
[02/02 17:29:55    182s] n1874
[02/02 17:29:55    182s] n1873
[02/02 17:29:55    182s] n1872
[02/02 17:29:55    182s] n1871
[02/02 17:29:55    182s] n1870
[02/02 17:29:55    182s] n1869
[02/02 17:29:55    182s] n1868
[02/02 17:29:55    182s] n1867
[02/02 17:29:55    182s] n1866
[02/02 17:29:55    182s] n1865
[02/02 17:29:55    182s] n1864
[02/02 17:29:55    182s] n1863
[02/02 17:29:55    182s] n1862
[02/02 17:29:55    182s] n1861
[02/02 17:29:55    182s] n1860
[02/02 17:29:55    182s] n1859
[02/02 17:29:55    182s] n1858
[02/02 17:29:55    182s] n1857
[02/02 17:29:55    182s] n1856
[02/02 17:29:55    182s] n1855
[02/02 17:29:55    182s] n1854
[02/02 17:29:55    182s] n1853
[02/02 17:29:55    182s] n1852
[02/02 17:29:55    182s] n1851
[02/02 17:29:55    182s] n1850
[02/02 17:29:55    182s] n1849
[02/02 17:29:55    182s] n1848
[02/02 17:29:55    182s] n1847
[02/02 17:29:55    182s] n1846
[02/02 17:29:55    182s] n1845
[02/02 17:29:55    182s] n1844
[02/02 17:29:55    182s] n1843
[02/02 17:29:55    182s] n1842
[02/02 17:29:55    182s] n1841
[02/02 17:29:55    182s] n1840
[02/02 17:29:55    182s] n1839
[02/02 17:29:55    182s] n1838
[02/02 17:29:55    182s] n1837
[02/02 17:29:55    182s] n1836
[02/02 17:29:55    182s] n1835
[02/02 17:29:55    182s] n1834
[02/02 17:29:55    182s] n1833
[02/02 17:29:55    182s] n1832
[02/02 17:29:55    182s] n1831
[02/02 17:29:55    182s] n1830
[02/02 17:29:55    182s] n1829
[02/02 17:29:55    182s] n1828
[02/02 17:29:55    182s] n1827
[02/02 17:29:55    182s] n1826
[02/02 17:29:55    182s] n1825
[02/02 17:29:55    182s] n1824
[02/02 17:29:55    182s] n1823
[02/02 17:29:55    182s] n1822
[02/02 17:29:55    182s] n1821
[02/02 17:29:55    182s] n1820
[02/02 17:29:55    182s] n1819
[02/02 17:29:55    182s] n1818
[02/02 17:29:55    182s] n1817
[02/02 17:29:55    182s] n1816
[02/02 17:29:55    182s] n1815
[02/02 17:29:55    182s] n1814
[02/02 17:29:55    182s] n1813
[02/02 17:29:55    182s] n1812
[02/02 17:29:55    182s] n1811
[02/02 17:29:55    182s] n1810
[02/02 17:29:55    182s] n1809
[02/02 17:29:55    182s] n1808
[02/02 17:29:55    182s] n1807
[02/02 17:29:55    182s] n1806
[02/02 17:29:55    182s] n1805
[02/02 17:29:55    182s] n1804
[02/02 17:29:55    182s] n1803
[02/02 17:29:55    182s] n1802
[02/02 17:29:55    182s] n1801
[02/02 17:29:55    182s] n1800
[02/02 17:29:55    182s] n1799
[02/02 17:29:55    182s] n1798
[02/02 17:29:55    182s] n1797
[02/02 17:29:55    182s] n1796
[02/02 17:29:55    182s] n1795
[02/02 17:29:55    182s] n1794
[02/02 17:29:55    182s] n1793
[02/02 17:29:55    182s] n1792
[02/02 17:29:55    182s] n1791
[02/02 17:29:55    182s] n1790
[02/02 17:29:55    182s] n1789
[02/02 17:29:55    182s] n1788
[02/02 17:29:55    182s] n1787
[02/02 17:29:55    182s] n1786
[02/02 17:29:55    182s] n1785
[02/02 17:29:55    182s] n1784
[02/02 17:29:55    182s] n1783
[02/02 17:29:55    182s] n1782
[02/02 17:29:55    182s] n1781
[02/02 17:29:55    182s] n1780
[02/02 17:29:55    182s] n1779
[02/02 17:29:55    182s] n1778
[02/02 17:29:55    182s] n1777
[02/02 17:29:55    182s] n1776
[02/02 17:29:55    182s] n1770
[02/02 17:29:55    182s] n1769
[02/02 17:29:55    182s] n1768
[02/02 17:29:55    182s] n1767
[02/02 17:29:55    182s] n1766
[02/02 17:29:55    182s] n1765
[02/02 17:29:55    182s] n1764
[02/02 17:29:55    182s] n1763
[02/02 17:29:55    182s] n1762
[02/02 17:29:55    182s] n1761
[02/02 17:29:55    182s] n1760
[02/02 17:29:55    182s] n1759
[02/02 17:29:55    182s] n1758
[02/02 17:29:55    182s] n1752
[02/02 17:29:55    182s] n1751
[02/02 17:29:55    182s] n1750
[02/02 17:29:55    182s] n1749
[02/02 17:29:55    182s] n1748
[02/02 17:29:55    182s] n1747
[02/02 17:29:55    182s] n1746
[02/02 17:29:55    182s] n1745
[02/02 17:29:55    182s] n1744
[02/02 17:29:55    182s] n1743
[02/02 17:29:55    182s] n1742
[02/02 17:29:55    182s] n1741
[02/02 17:29:55    182s] n1740
[02/02 17:29:55    182s] n1734
[02/02 17:29:55    182s] n1733
[02/02 17:29:55    182s] n1732
[02/02 17:29:55    182s] n1731
[02/02 17:29:55    182s] n1730
[02/02 17:29:55    182s] n1729
[02/02 17:29:55    182s] n1728
[02/02 17:29:55    182s] n1727
[02/02 17:29:55    182s] n1726
[02/02 17:29:55    182s] n1725
[02/02 17:29:55    182s] n1724
[02/02 17:29:55    182s] n1723
[02/02 17:29:55    182s] n1722
[02/02 17:29:55    182s] n1716
[02/02 17:29:55    182s] n1715
[02/02 17:29:55    182s] n1714
[02/02 17:29:55    182s] n1713
[02/02 17:29:55    182s] n1712
[02/02 17:29:55    182s] n1711
[02/02 17:29:55    182s] n1710
[02/02 17:29:55    182s] n1709
[02/02 17:29:55    182s] n1708
[02/02 17:29:55    182s] n1707
[02/02 17:29:55    182s] n1706
[02/02 17:29:55    182s] n1705
[02/02 17:29:55    182s] n1704
[02/02 17:29:55    182s] n1698
[02/02 17:29:55    182s] n1697
[02/02 17:29:55    182s] n1696
[02/02 17:29:55    182s] n1695
[02/02 17:29:55    182s] n1694
[02/02 17:29:55    182s] n1693
[02/02 17:29:55    182s] n1692
[02/02 17:29:55    182s] n1691
[02/02 17:29:55    182s] n1690
[02/02 17:29:55    182s] n1689
[02/02 17:29:55    182s] n1688
[02/02 17:29:55    182s] n1687
[02/02 17:29:55    182s] n1686
[02/02 17:29:55    182s] n1685
[02/02 17:29:55    182s] n1684
[02/02 17:29:55    182s] n1683
[02/02 17:29:55    182s] n1682
[02/02 17:29:55    182s] n1681
[02/02 17:29:55    182s] n1680
[02/02 17:29:55    182s] n1679
[02/02 17:29:55    182s] n1678
[02/02 17:29:55    182s] n1677
[02/02 17:29:55    182s] n1676
[02/02 17:29:55    182s] n1675
[02/02 17:29:55    182s] n1674
[02/02 17:29:55    182s] n1673
[02/02 17:29:55    182s] n1672
[02/02 17:29:55    182s] n1671
[02/02 17:29:55    182s] n1670
[02/02 17:29:55    182s] n1669
[02/02 17:29:55    182s] n1668
[02/02 17:29:55    182s] n1667
[02/02 17:29:55    182s] n1666
[02/02 17:29:55    182s] n1665
[02/02 17:29:55    182s] n1664
[02/02 17:29:55    182s] n1663
[02/02 17:29:55    182s] n1662
[02/02 17:29:55    182s] n1661
[02/02 17:29:55    182s] n1660
[02/02 17:29:55    182s] n1659
[02/02 17:29:55    182s] n1658
[02/02 17:29:55    182s] n1657
[02/02 17:29:55    182s] n1656
[02/02 17:29:55    182s] n1655
[02/02 17:29:55    182s] n1650
[02/02 17:29:55    182s] n1636
[02/02 17:29:55    182s] n1634
[02/02 17:29:55    182s] n1633
[02/02 17:29:55    182s] n1631
[02/02 17:29:55    182s] n1629
[02/02 17:29:55    182s] n1626
[02/02 17:29:55    182s] n1624
[02/02 17:29:55    182s] n1623
[02/02 17:29:55    182s] n1590
[02/02 17:29:55    182s] n1589
[02/02 17:29:55    182s] n1588
[02/02 17:29:55    182s] n1587
[02/02 17:29:55    182s] n1586
[02/02 17:29:55    182s] n1585
[02/02 17:29:55    182s] n1584
[02/02 17:29:55    182s] n1583
[02/02 17:29:55    182s] n1582
[02/02 17:29:55    182s] n1581
[02/02 17:29:55    182s] n1580
[02/02 17:29:55    182s] n1579
[02/02 17:29:55    182s] n1578
[02/02 17:29:55    182s] n1577
[02/02 17:29:55    182s] n1576
[02/02 17:29:55    182s] n1575
[02/02 17:29:55    182s] n1574
[02/02 17:29:55    182s] n1573
[02/02 17:29:55    182s] n1572
[02/02 17:29:55    182s] n1571
[02/02 17:29:55    182s] n1570
[02/02 17:29:55    182s] n1569
[02/02 17:29:55    182s] n1568
[02/02 17:29:55    182s] n1567
[02/02 17:29:55    182s] n1566
[02/02 17:29:55    182s] n1565
[02/02 17:29:55    182s] n1564
[02/02 17:29:55    182s] n1563
[02/02 17:29:55    182s] n1562
[02/02 17:29:55    182s] n1561
[02/02 17:29:55    182s] n1560
[02/02 17:29:55    182s] n1559
[02/02 17:29:55    182s] n1554
[02/02 17:29:55    182s] n1553
[02/02 17:29:55    182s] n1551
[02/02 17:29:55    182s] n1550
[02/02 17:29:55    182s] n1544
[02/02 17:29:55    182s] n1543
[02/02 17:29:55    182s] n1542
[02/02 17:29:55    182s] n1541
[02/02 17:29:55    182s] n1540
[02/02 17:29:55    182s] n1539
[02/02 17:29:55    182s] n1538
[02/02 17:29:55    182s] n1537
[02/02 17:29:55    182s] n1536
[02/02 17:29:55    182s] n1535
[02/02 17:29:55    182s] n1534
[02/02 17:29:55    182s] n1533
[02/02 17:29:55    182s] n1532
[02/02 17:29:55    182s] n1531
[02/02 17:29:55    182s] n1530
[02/02 17:29:55    182s] n1529
[02/02 17:29:55    182s] n1528
[02/02 17:29:55    182s] n1527
[02/02 17:29:55    182s] n1526
[02/02 17:29:55    182s] n1512
[02/02 17:29:55    182s] n1511
[02/02 17:29:55    182s] n1510
[02/02 17:29:55    182s] n1509
[02/02 17:29:55    182s] n1508
[02/02 17:29:55    182s] n1507
[02/02 17:29:55    182s] n1506
[02/02 17:29:55    182s] n1505
[02/02 17:29:55    182s] n1504
[02/02 17:29:55    182s] n1503
[02/02 17:29:55    182s] n1502
[02/02 17:29:55    182s] n1501
[02/02 17:29:55    182s] n1500
[02/02 17:29:55    182s] n1499
[02/02 17:29:55    182s] n1498
[02/02 17:29:55    182s] n1497
[02/02 17:29:55    182s] n1496
[02/02 17:29:55    182s] n1495
[02/02 17:29:55    182s] n1494
[02/02 17:29:55    182s] n1493
[02/02 17:29:55    182s] n1492
[02/02 17:29:55    182s] n1491
[02/02 17:29:55    182s] n1490
[02/02 17:29:55    182s] n1489
[02/02 17:29:55    182s] n1488
[02/02 17:29:55    182s] n1487
[02/02 17:29:55    182s] n1486
[02/02 17:29:55    182s] n1485
[02/02 17:29:55    182s] n1484
[02/02 17:29:55    182s] n1483
[02/02 17:29:55    182s] n1482
[02/02 17:29:55    182s] n1481
[02/02 17:29:55    182s] n1480
[02/02 17:29:55    182s] n1479
[02/02 17:29:55    182s] n1478
[02/02 17:29:55    182s] n1477
[02/02 17:29:55    182s] n1476
[02/02 17:29:55    182s] n1475
[02/02 17:29:55    182s] n1474
[02/02 17:29:55    182s] n1473
[02/02 17:29:55    182s] n1472
[02/02 17:29:55    182s] n1471
[02/02 17:29:55    182s] n1470
[02/02 17:29:55    182s] n1469
[02/02 17:29:55    182s] n1468
[02/02 17:29:55    182s] n1467
[02/02 17:29:55    182s] n1466
[02/02 17:29:55    182s] n1465
[02/02 17:29:55    182s] n1464
[02/02 17:29:55    182s] n1463
[02/02 17:29:55    182s] n1462
[02/02 17:29:55    182s] n1461
[02/02 17:29:55    182s] n1460
[02/02 17:29:55    182s] n1459
[02/02 17:29:55    182s] n1458
[02/02 17:29:55    182s] n1457
[02/02 17:29:55    182s] n1456
[02/02 17:29:55    182s] n1455
[02/02 17:29:55    182s] n1454
[02/02 17:29:55    182s] n1453
[02/02 17:29:55    182s] n1452
[02/02 17:29:55    182s] n1451
[02/02 17:29:55    182s] n1450
[02/02 17:29:55    182s] n1449
[02/02 17:29:55    182s] n1448
[02/02 17:29:55    182s] n1447
[02/02 17:29:55    182s] n1446
[02/02 17:29:55    182s] n1445
[02/02 17:29:55    182s] n1444
[02/02 17:29:55    182s] n1443
[02/02 17:29:55    182s] n1442
[02/02 17:29:55    182s] n1441
[02/02 17:29:55    182s] n1440
[02/02 17:29:55    182s] n1439
[02/02 17:29:55    182s] n1438
[02/02 17:29:55    182s] n1437
[02/02 17:29:55    182s] n1436
[02/02 17:29:55    182s] n1435
[02/02 17:29:55    182s] n1434
[02/02 17:29:55    182s] n1433
[02/02 17:29:55    182s] n1432
[02/02 17:29:55    182s] n1431
[02/02 17:29:55    182s] n1430
[02/02 17:29:55    182s] n1416
[02/02 17:29:55    182s] n1415
[02/02 17:29:55    182s] n1414
[02/02 17:29:55    182s] n1413
[02/02 17:29:55    182s] n1412
[02/02 17:29:55    182s] n1411
[02/02 17:29:55    182s] n1410
[02/02 17:29:55    182s] n1409
[02/02 17:29:55    182s] n1408
[02/02 17:29:55    182s] n1407
[02/02 17:29:55    182s] n1406
[02/02 17:29:55    182s] n1405
[02/02 17:29:55    182s] n1404
[02/02 17:29:55    182s] n1403
[02/02 17:29:55    182s] n1402
[02/02 17:29:55    182s] n1401
[02/02 17:29:55    182s] n1400
[02/02 17:29:55    182s] n1399
[02/02 17:29:55    182s] n1398
[02/02 17:29:55    182s] n1384
[02/02 17:29:55    182s] n1383
[02/02 17:29:55    182s] n1382
[02/02 17:29:55    182s] n1381
[02/02 17:29:55    182s] n1380
[02/02 17:29:55    182s] n1379
[02/02 17:29:55    182s] n1378
[02/02 17:29:55    182s] n1377
[02/02 17:29:55    182s] n1376
[02/02 17:29:55    182s] n1375
[02/02 17:29:55    182s] n1374
[02/02 17:29:55    182s] n1373
[02/02 17:29:55    182s] n1372
[02/02 17:29:55    182s] n1371
[02/02 17:29:55    182s] n1370
[02/02 17:29:55    182s] n1369
[02/02 17:29:55    182s] n1368
[02/02 17:29:55    182s] n1367
[02/02 17:29:55    182s] n1366
[02/02 17:29:55    182s] n1365
[02/02 17:29:55    182s] n1364
[02/02 17:29:55    182s] n1363
[02/02 17:29:55    182s] n1362
[02/02 17:29:55    182s] n1361
[02/02 17:29:55    182s] n1360
[02/02 17:29:55    182s] n1359
[02/02 17:29:55    182s] n1358
[02/02 17:29:55    182s] n1357
[02/02 17:29:55    182s] n1356
[02/02 17:29:55    182s] n1355
[02/02 17:29:55    182s] n1354
[02/02 17:29:55    182s] n1353
[02/02 17:29:55    182s] n1352
[02/02 17:29:55    182s] n1351
[02/02 17:29:55    182s] n1350
[02/02 17:29:55    182s] n1349
[02/02 17:29:55    182s] n1348
[02/02 17:29:55    182s] n1347
[02/02 17:29:55    182s] n1346
[02/02 17:29:55    182s] n1345
[02/02 17:29:55    182s] n1344
[02/02 17:29:55    182s] n1343
[02/02 17:29:55    182s] n1342
[02/02 17:29:55    182s] n1341
[02/02 17:29:55    182s] n1340
[02/02 17:29:55    182s] n1339
[02/02 17:29:55    182s] n1338
[02/02 17:29:55    182s] n1337
[02/02 17:29:55    182s] n1336
[02/02 17:29:55    182s] n1335
[02/02 17:29:55    182s] n1334
[02/02 17:29:55    182s] n1333
[02/02 17:29:55    182s] n1332
[02/02 17:29:55    182s] n1331
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n125
[02/02 17:29:55    182s] n1330
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n126
[02/02 17:29:55    182s] n1329
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n127
[02/02 17:29:55    182s] n1328
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n128
[02/02 17:29:55    182s] n1327
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n129
[02/02 17:29:55    182s] n1326
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n130
[02/02 17:29:55    182s] n1325
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n131
[02/02 17:29:55    182s] n1324
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n132
[02/02 17:29:55    182s] n1323
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n133
[02/02 17:29:55    182s] n1322
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n134
[02/02 17:29:55    182s] n1321
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n135
[02/02 17:29:55    182s] n1320
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n136
[02/02 17:29:55    182s] n1319
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n137
[02/02 17:29:55    182s] n1318
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n138
[02/02 17:29:55    182s] n1317
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n139
[02/02 17:29:55    182s] n1316
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n140
[02/02 17:29:55    182s] n1315
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n141
[02/02 17:29:55    182s] n1314
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n142
[02/02 17:29:55    182s] n1313
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n143
[02/02 17:29:55    182s] n1312
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n144
[02/02 17:29:55    182s] n1311
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n145
[02/02 17:29:55    182s] n1310
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n147
[02/02 17:29:55    182s] n1309
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n148
[02/02 17:29:55    182s] n1308
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n149
[02/02 17:29:55    182s] n1307
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n150
[02/02 17:29:55    182s] n1306
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n151
[02/02 17:29:55    182s] n1305
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n152
[02/02 17:29:55    182s] n1304
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n153
[02/02 17:29:55    182s] n1303
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n154
[02/02 17:29:55    182s] n1302
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n155
[02/02 17:29:55    182s] n1301
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n156
[02/02 17:29:55    182s] n1300
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n157
[02/02 17:29:55    182s] n1299
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n158
[02/02 17:29:55    182s] n1298
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n159
[02/02 17:29:55    182s] n1297
[02/02 17:29:55    182s] instruction_ID_in[21]
[02/02 17:29:55    182s] r441_n34
[02/02 17:29:55    182s] n1209
[02/02 17:29:55    182s] instruction_ID_in[22]
[02/02 17:29:55    182s] r441_n35
[02/02 17:29:55    182s] n1208
[02/02 17:29:55    182s] instruction_ID_in[23]
[02/02 17:29:55    182s] r441_n36
[02/02 17:29:55    182s] n1207
[02/02 17:29:55    182s] instruction_ID_in[24]
[02/02 17:29:55    182s] r441_n38
[02/02 17:29:55    182s] n1206
[02/02 17:29:55    182s] instruction_ID_in[25]
[02/02 17:29:55    182s] r441_n40
[02/02 17:29:55    182s] n1205
[02/02 17:29:55    182s] instruction_ID_in[26]
[02/02 17:29:55    182s] r441_n41
[02/02 17:29:55    182s] n1204
[02/02 17:29:55    182s] instruction_ID_in[27]
[02/02 17:29:55    182s] r441_n42
[02/02 17:29:55    182s] n1203
[02/02 17:29:55    182s] r441_n135
[02/02 17:29:55    182s] n1115
[02/02 17:29:55    182s] r441_n136
[02/02 17:29:55    182s] n1114
[02/02 17:29:55    182s] r441_n137
[02/02 17:29:55    182s] n1113
[02/02 17:29:55    182s] r441_n139
[02/02 17:29:55    182s] n1112
[02/02 17:29:55    182s] r441_n140
[02/02 17:29:55    182s] n1111
[02/02 17:29:55    182s] r441_n141
[02/02 17:29:55    182s] n1110
[02/02 17:29:55    182s] r441_n142
[02/02 17:29:55    182s] n1109
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1322
[02/02 17:29:55    182s] n119
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1327
[02/02 17:29:55    182s] n117
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1330
[02/02 17:29:55    182s] n115
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1333
[02/02 17:29:55    182s] n113
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1341
[02/02 17:29:55    182s] n111
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1343
[02/02 17:29:55    182s] n109
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1348
[02/02 17:29:55    182s] n107
[02/02 17:29:55    182s] n7425
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N3
[02/02 17:29:55    182s] n7424
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N4
[02/02 17:29:55    182s] n7423
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N5
[02/02 17:29:55    182s] n7422
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N6
[02/02 17:29:55    182s] n7421
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N7
[02/02 17:29:55    182s] n7420
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N8
[02/02 17:29:55    182s] n7419
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N9
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N10
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N11
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N12
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N13
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N14
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N15
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N16
[02/02 17:29:55    182s] n7411
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N17
[02/02 17:29:55    182s] n7410
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N18
[02/02 17:29:55    182s] n7409
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N19
[02/02 17:29:55    182s] n7408
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N20
[02/02 17:29:55    182s] n7407
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N21
[02/02 17:29:55    182s] n7406
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N22
[02/02 17:29:55    182s] n7405
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N23
[02/02 17:29:55    182s] n7404
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N24
[02/02 17:29:55    182s] n7403
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N25
[02/02 17:29:55    182s] n7402
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N26
[02/02 17:29:55    182s] n7401
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N27
[02/02 17:29:55    182s] n7400
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N28
[02/02 17:29:55    182s] n7399
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N29
[02/02 17:29:55    182s] n7398
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N30
[02/02 17:29:55    182s] n7397
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N31
[02/02 17:29:55    182s] n7396
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N32
[02/02 17:29:55    182s] n7395
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N33
[02/02 17:29:55    182s] n7394
[02/02 17:29:55    182s] reg_JAL_EX_MEM_N34
[02/02 17:29:55    182s] n7393
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N3
[02/02 17:29:55    182s] n7392
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N4
[02/02 17:29:55    182s] n7391
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N5
[02/02 17:29:55    182s] n7390
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N6
[02/02 17:29:55    182s] n7389
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N7
[02/02 17:29:55    182s] n7388
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N8
[02/02 17:29:55    182s] n7387
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N9
[02/02 17:29:55    182s] n7386
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N10
[02/02 17:29:55    182s] n7385
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N11
[02/02 17:29:55    182s] n7384
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N12
[02/02 17:29:55    182s] n7383
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N13
[02/02 17:29:55    182s] n7382
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N14
[02/02 17:29:55    182s] n7381
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N15
[02/02 17:29:55    182s] n7380
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N16
[02/02 17:29:55    182s] n7379
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N17
[02/02 17:29:55    182s] n7378
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N18
[02/02 17:29:55    182s] n7377
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N19
[02/02 17:29:55    182s] n7376
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N20
[02/02 17:29:55    182s] n7375
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N21
[02/02 17:29:55    182s] n7374
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N22
[02/02 17:29:55    182s] n7373
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N23
[02/02 17:29:55    182s] n7372
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N24
[02/02 17:29:55    182s] n7371
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N25
[02/02 17:29:55    182s] n7370
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N26
[02/02 17:29:55    182s] n7369
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N27
[02/02 17:29:55    182s] n7368
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N28
[02/02 17:29:55    182s] n7367
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N29
[02/02 17:29:55    182s] n7366
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N30
[02/02 17:29:55    182s] n7365
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N31
[02/02 17:29:55    182s] n7364
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N32
[02/02 17:29:55    182s] n7363
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N33
[02/02 17:29:55    182s] n7362
[02/02 17:29:55    182s] reg_read_data_2_ID_EX_N34
[02/02 17:29:55    182s] n7361
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N3
[02/02 17:29:55    182s] n7360
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N4
[02/02 17:29:55    182s] n7359
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N5
[02/02 17:29:55    182s] n7358
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N6
[02/02 17:29:55    182s] n7357
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N7
[02/02 17:29:55    182s] n7356
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N8
[02/02 17:29:55    182s] n7355
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N9
[02/02 17:29:55    182s] n7354
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N10
[02/02 17:29:55    182s] n7353
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N11
[02/02 17:29:55    182s] n7352
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N12
[02/02 17:29:55    182s] n7351
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N13
[02/02 17:29:55    182s] n7350
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N14
[02/02 17:29:55    182s] n7349
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N15
[02/02 17:29:55    182s] n7348
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N16
[02/02 17:29:55    182s] n7347
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N17
[02/02 17:29:55    182s] n7346
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N18
[02/02 17:29:55    182s] n7345
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N19
[02/02 17:29:55    182s] n7344
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N20
[02/02 17:29:55    182s] n7343
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N21
[02/02 17:29:55    182s] n7342
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N22
[02/02 17:29:55    182s] n7341
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N23
[02/02 17:29:55    182s] n7340
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N24
[02/02 17:29:55    182s] n7339
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N25
[02/02 17:29:55    182s] n7338
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N26
[02/02 17:29:55    182s] n7337
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N27
[02/02 17:29:55    182s] n7336
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N28
[02/02 17:29:55    182s] n7335
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N29
[02/02 17:29:55    182s] n7334
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N30
[02/02 17:29:55    182s] n7333
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N31
[02/02 17:29:55    182s] n7332
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N32
[02/02 17:29:55    182s] n7331
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N33
[02/02 17:29:55    182s] n7330
[02/02 17:29:55    182s] reg_read_data_1_ID_EX_N34
[02/02 17:29:55    182s] n7329
[02/02 17:29:55    182s] reg_z_EX_MEM_N3
[02/02 17:29:55    182s] n7328
[02/02 17:29:55    182s] reg_M_EX_MEM_N3
[02/02 17:29:55    182s] n7327
[02/02 17:29:55    182s] reg_M_EX_MEM_N4
[02/02 17:29:55    182s] n7326
[02/02 17:29:55    182s] reg_M_EX_MEM_N5
[02/02 17:29:55    182s] n7325
[02/02 17:29:55    182s] reg_M_ID_EX_N3
[02/02 17:29:55    182s] reg_WB_EX_MEM_N3
[02/02 17:29:55    182s] reg_WB_EX_MEM_N4
[02/02 17:29:55    182s] reg_WB_EX_MEM_N5
[02/02 17:29:55    182s] reg_WB_EX_MEM_N6
[02/02 17:29:55    182s] reg_WB_ID_EX_N3
[02/02 17:29:55    182s] reg_WB_ID_EX_N4
[02/02 17:29:55    182s] reg_WB_ID_EX_N5
[02/02 17:29:55    182s] n7317
[02/02 17:29:55    182s] reg_WB_ID_EX_N6
[02/02 17:29:55    182s] n7316
[02/02 17:29:55    182s] reg_to_ALU_control_ID_EX_N6
[02/02 17:29:55    182s] n7315
[02/02 17:29:55    182s] EX_ALUcomp_N56
[02/02 17:29:55    182s] n7314
[02/02 17:29:55    182s] EX_ALUcomp_N57
[02/02 17:29:55    182s] n7313
[02/02 17:29:55    182s] EX_ALUcomp_N58
[02/02 17:29:55    182s] n7312
[02/02 17:29:55    182s] EX_ALUcomp_N59
[02/02 17:29:55    182s] n7311
[02/02 17:29:55    182s] EX_ALUcomp_N60
[02/02 17:29:55    182s] n7310
[02/02 17:29:55    182s] EX_ALUcomp_N61
[02/02 17:29:55    182s] n7309
[02/02 17:29:55    182s] EX_ALUcomp_N62
[02/02 17:29:55    182s] n7308
[02/02 17:29:55    182s] EX_ALUcomp_N63
[02/02 17:29:55    182s] n7307
[02/02 17:29:55    182s] EX_ALUcomp_N64
[02/02 17:29:55    182s] n7306
[02/02 17:29:55    182s] EX_ALUcomp_N65
[02/02 17:29:55    182s] n7305
[02/02 17:29:55    182s] EX_ALUcomp_N66
[02/02 17:29:55    182s] n7304
[02/02 17:29:55    182s] EX_ALUcomp_N67
[02/02 17:29:55    182s] n7303
[02/02 17:29:55    182s] EX_ALUcomp_N68
[02/02 17:29:55    182s] n7302
[02/02 17:29:55    182s] EX_ALUcomp_N69
[02/02 17:29:55    182s] n7301
[02/02 17:29:55    182s] EX_ALUcomp_N70
[02/02 17:29:55    182s] n7300
[02/02 17:29:55    182s] EX_ALUcomp_N71
[02/02 17:29:55    182s] n7299
[02/02 17:29:55    182s] EX_ALUcomp_N72
[02/02 17:29:55    182s] n7298
[02/02 17:29:55    182s] EX_ALUcomp_N73
[02/02 17:29:55    182s] n7297
[02/02 17:29:55    182s] EX_ALUcomp_N74
[02/02 17:29:55    182s] n7296
[02/02 17:29:55    182s] EX_ALUcomp_N75
[02/02 17:29:55    182s] n7295
[02/02 17:29:55    182s] EX_ALUcomp_N76
[02/02 17:29:55    182s] n7294
[02/02 17:29:55    182s] EX_ALUcomp_N77
[02/02 17:29:55    182s] n7293
[02/02 17:29:55    182s] EX_ALUcomp_N78
[02/02 17:29:55    182s] n7292
[02/02 17:29:55    182s] EX_ALUcomp_N79
[02/02 17:29:55    182s] n7291
[02/02 17:29:55    182s] EX_ALUcomp_N80
[02/02 17:29:55    182s] n7290
[02/02 17:29:55    182s] EX_ALUcomp_N81
[02/02 17:29:55    182s] n7289
[02/02 17:29:55    182s] EX_ALUcomp_N82
[02/02 17:29:55    182s] n7288
[02/02 17:29:55    182s] EX_ALUcomp_N83
[02/02 17:29:55    182s] n7287
[02/02 17:29:55    182s] EX_ALUcomp_N84
[02/02 17:29:55    182s] n7286
[02/02 17:29:55    182s] EX_ALUcomp_N85
[02/02 17:29:55    182s] n7285
[02/02 17:29:55    182s] EX_ALUcomp_N86
[02/02 17:29:55    182s] n7284
[02/02 17:29:55    182s] EX_ALUcomp_N87
[02/02 17:29:55    182s] n7283
[02/02 17:29:55    182s] EX_ALUcomp_N120
[02/02 17:29:55    182s] n7282
[02/02 17:29:55    182s] EX_ALUcomp_N121
[02/02 17:29:55    182s] n7281
[02/02 17:29:55    182s] EX_ALUcomp_N122
[02/02 17:29:55    182s] n7280
[02/02 17:29:55    182s] EX_ALUcomp_N123
[02/02 17:29:55    182s] n7279
[02/02 17:29:55    182s] EX_ALUcomp_N124
[02/02 17:29:55    182s] n7278
[02/02 17:29:55    182s] EX_ALUcomp_N125
[02/02 17:29:55    182s] n7277
[02/02 17:29:55    182s] EX_ALUcomp_N126
[02/02 17:29:55    182s] n7276
[02/02 17:29:55    182s] EX_ALUcomp_N127
[02/02 17:29:55    182s] n7275
[02/02 17:29:55    182s] EX_ALUcomp_N128
[02/02 17:29:55    182s] n7274
[02/02 17:29:55    182s] EX_ALUcomp_N129
[02/02 17:29:55    182s] n7273
[02/02 17:29:55    182s] EX_ALUcomp_N130
[02/02 17:29:55    182s] n7272
[02/02 17:29:55    182s] EX_ALUcomp_N131
[02/02 17:29:55    182s] n7271
[02/02 17:29:55    182s] EX_ALUcomp_N132
[02/02 17:29:55    182s] n7270
[02/02 17:29:55    182s] EX_ALUcomp_N133
[02/02 17:29:55    182s] n7269
[02/02 17:29:55    182s] EX_ALUcomp_N134
[02/02 17:29:55    182s] n7268
[02/02 17:29:55    182s] EX_ALUcomp_N135
[02/02 17:29:55    182s] n7267
[02/02 17:29:55    182s] EX_ALUcomp_N136
[02/02 17:29:55    182s] n7266
[02/02 17:29:55    182s] EX_ALUcomp_N137
[02/02 17:29:55    182s] n7265
[02/02 17:29:55    182s] EX_ALUcomp_N138
[02/02 17:29:55    182s] n7264
[02/02 17:29:55    182s] EX_ALUcomp_N139
[02/02 17:29:55    182s] n7263
[02/02 17:29:55    182s] EX_ALUcomp_N140
[02/02 17:29:55    182s] n7262
[02/02 17:29:55    182s] EX_ALUcomp_N141
[02/02 17:29:55    182s] n7261
[02/02 17:29:55    182s] EX_ALUcomp_N142
[02/02 17:29:55    182s] n7260
[02/02 17:29:55    182s] EX_ALUcomp_N143
[02/02 17:29:55    182s] n7259
[02/02 17:29:55    182s] EX_ALUcomp_N144
[02/02 17:29:55    182s] n7258
[02/02 17:29:55    182s] EX_ALUcomp_N145
[02/02 17:29:55    182s] n7257
[02/02 17:29:55    182s] EX_ALUcomp_N146
[02/02 17:29:55    182s] n7256
[02/02 17:29:55    182s] EX_ALUcomp_N147
[02/02 17:29:55    182s] n7255
[02/02 17:29:55    182s] EX_ALUcomp_N148
[02/02 17:29:55    182s] n7254
[02/02 17:29:55    182s] EX_ALUcomp_N149
[02/02 17:29:55    182s] n7253
[02/02 17:29:55    182s] EX_ALUcomp_N150
[02/02 17:29:55    182s] n7252
[02/02 17:29:55    182s] EX_ALUcomp_N151
[02/02 17:29:55    182s] n7251
[02/02 17:29:55    182s] EX_ALUcomp_N152
[02/02 17:29:55    182s] n7250
[02/02 17:29:55    182s] EX_ALUcomp_N153
[02/02 17:29:55    182s] n7249
[02/02 17:29:55    182s] EX_ALUcomp_N154
[02/02 17:29:55    182s] n7248
[02/02 17:29:55    182s] EX_ALUcomp_N155
[02/02 17:29:55    182s] n7247
[02/02 17:29:55    182s] EX_ALUcomp_N156
[02/02 17:29:55    182s] n7246
[02/02 17:29:55    182s] EX_ALUcomp_N157
[02/02 17:29:55    182s] n7245
[02/02 17:29:55    182s] EX_ALUcomp_N158
[02/02 17:29:55    182s] n7244
[02/02 17:29:55    182s] EX_ALUcomp_N159
[02/02 17:29:55    182s] n7243
[02/02 17:29:55    182s] EX_ALUcomp_N160
[02/02 17:29:55    182s] n7242
[02/02 17:29:55    182s] EX_ALUcomp_N161
[02/02 17:29:55    182s] n7241
[02/02 17:29:55    182s] EX_ALUcomp_N164
[02/02 17:29:55    182s] n7240
[02/02 17:29:55    182s] EX_ALUcomp_N165
[02/02 17:29:55    182s] n7239
[02/02 17:29:55    182s] EX_ALUcomp_N166
[02/02 17:29:55    182s] n7238
[02/02 17:29:55    182s] EX_ALUcomp_N167
[02/02 17:29:55    182s] n7237
[02/02 17:29:55    182s] EX_ALUcomp_N168
[02/02 17:29:55    182s] n7236
[02/02 17:29:55    182s] EX_ALUcomp_N169
[02/02 17:29:55    182s] n7235
[02/02 17:29:55    182s] EX_ALUcomp_N170
[02/02 17:29:55    182s] n7234
[02/02 17:29:55    182s] EX_ALUcomp_N171
[02/02 17:29:55    182s] n7233
[02/02 17:29:55    182s] EX_ALUcomp_N172
[02/02 17:29:55    182s] n7232
[02/02 17:29:55    182s] EX_ALUcomp_N173
[02/02 17:29:55    182s] n7231
[02/02 17:29:55    182s] EX_ALUcomp_N174
[02/02 17:29:55    182s] EX_ALUcomp_N175
[02/02 17:29:55    182s] EX_ALUcomp_N176
[02/02 17:29:55    182s] EX_ALUcomp_N177
[02/02 17:29:55    182s] EX_ALUcomp_N178
[02/02 17:29:55    182s] EX_ALUcomp_N179
[02/02 17:29:55    182s] EX_ALUcomp_N180
[02/02 17:29:55    182s] EX_ALUcomp_N181
[02/02 17:29:55    182s] n7223
[02/02 17:29:55    182s] EX_ALUcomp_N182
[02/02 17:29:55    182s] n7222
[02/02 17:29:55    182s] EX_ALUcomp_N183
[02/02 17:29:55    182s] n7221
[02/02 17:29:55    182s] EX_ALUcomp_N280
[02/02 17:29:55    182s] n7220
[02/02 17:29:55    182s] EX_ALUcomp_N281
[02/02 17:29:55    182s] n7219
[02/02 17:29:55    182s] EX_ALUcomp_N282
[02/02 17:29:55    182s] n7218
[02/02 17:29:55    182s] EX_ALUcomp_N283
[02/02 17:29:55    182s] n7217
[02/02 17:29:55    182s] EX_ALUcomp_N284
[02/02 17:29:55    182s] n7216
[02/02 17:29:55    182s] EX_ALUcomp_N285
[02/02 17:29:55    182s] n7215
[02/02 17:29:55    182s] EX_ALUcomp_N286
[02/02 17:29:55    182s] n7214
[02/02 17:29:55    182s] EX_ALUcomp_N287
[02/02 17:29:55    182s] n7213
[02/02 17:29:55    182s] EX_ALUcomp_N288
[02/02 17:29:55    182s] n7212
[02/02 17:29:55    182s] EX_ALUcomp_N289
[02/02 17:29:55    182s] n7211
[02/02 17:29:55    182s] EX_ALUcomp_N290
[02/02 17:29:55    182s] n7210
[02/02 17:29:55    182s] EX_ALUcomp_N291
[02/02 17:29:55    182s] n7209
[02/02 17:29:55    182s] EX_ALUcomp_N292
[02/02 17:29:55    182s] n7208
[02/02 17:29:55    182s] EX_ALUcomp_N293
[02/02 17:29:55    182s] n7207
[02/02 17:29:55    182s] EX_ALUcomp_N294
[02/02 17:29:55    182s] n7206
[02/02 17:29:55    182s] EX_ALUcomp_N295
[02/02 17:29:55    182s] n7205
[02/02 17:29:55    182s] EX_ALUcomp_N296
[02/02 17:29:55    182s] n7204
[02/02 17:29:55    182s] EX_ALUcomp_N297
[02/02 17:29:55    182s] n7203
[02/02 17:29:55    182s] EX_ALUcomp_N298
[02/02 17:29:55    182s] n7202
[02/02 17:29:55    182s] EX_ALUcomp_N299
[02/02 17:29:55    182s] n7201
[02/02 17:29:55    182s] EX_ALUcomp_N300
[02/02 17:29:55    182s] n7200
[02/02 17:29:55    182s] EX_ALUcomp_N301
[02/02 17:29:55    182s] n7199
[02/02 17:29:55    182s] EX_ALUcomp_N302
[02/02 17:29:55    182s] n7198
[02/02 17:29:55    182s] EX_ALUcomp_N303
[02/02 17:29:55    182s] n7197
[02/02 17:29:55    182s] EX_ALUcomp_N304
[02/02 17:29:55    182s] n7196
[02/02 17:29:55    182s] EX_ALUcomp_N305
[02/02 17:29:55    182s] n7195
[02/02 17:29:55    182s] EX_ALUcomp_N306
[02/02 17:29:55    182s] n7194
[02/02 17:29:55    182s] EX_ALUcomp_N307
[02/02 17:29:55    182s] n7193
[02/02 17:29:55    182s] EX_ALUcomp_N308
[02/02 17:29:55    182s] n7192
[02/02 17:29:55    182s] EX_ALUcomp_N309
[02/02 17:29:55    182s] n7191
[02/02 17:29:55    182s] EX_ALUcomp_N310
[02/02 17:29:55    182s] n7190
[02/02 17:29:55    182s] EX_ALUcomp_N311
[02/02 17:29:55    182s] n7189
[02/02 17:29:55    182s] EX_ALUcomp_N312
[02/02 17:29:55    182s] n7188
[02/02 17:29:55    182s] EX_ALUcomp_N313
[02/02 17:29:55    182s] n7187
[02/02 17:29:55    182s] EX_ALUcomp_N314
[02/02 17:29:55    182s] n7186
[02/02 17:29:55    182s] EX_ALUcomp_N315
[02/02 17:29:55    182s] n7185
[02/02 17:29:55    182s] EX_ALUcomp_N316
[02/02 17:29:55    182s] n7184
[02/02 17:29:55    182s] EX_ALUcomp_N317
[02/02 17:29:55    182s] n7183
[02/02 17:29:55    182s] EX_ALUcomp_N318
[02/02 17:29:55    182s] n7182
[02/02 17:29:55    182s] EX_ALUcomp_N319
[02/02 17:29:55    182s] n7181
[02/02 17:29:55    182s] EX_ALUcomp_N320
[02/02 17:29:55    182s] n7180
[02/02 17:29:55    182s] EX_ALUcomp_N321
[02/02 17:29:55    182s] n7179
[02/02 17:29:55    182s] EX_ALUcomp_N322
[02/02 17:29:55    182s] n7178
[02/02 17:29:55    182s] EX_ALUcomp_N323
[02/02 17:29:55    182s] n7177
[02/02 17:29:55    182s] EX_ALUcomp_N324
[02/02 17:29:55    182s] n7176
[02/02 17:29:55    182s] EX_ALUcomp_N325
[02/02 17:29:55    182s] n7175
[02/02 17:29:55    182s] EX_ALUcomp_N326
[02/02 17:29:55    182s] n7174
[02/02 17:29:55    182s] EX_ALUcomp_N327
[02/02 17:29:55    182s] n7173
[02/02 17:29:55    182s] EX_ALUcomp_N328
[02/02 17:29:55    182s] n7172
[02/02 17:29:55    182s] EX_ALUcomp_N329
[02/02 17:29:55    182s] n7171
[02/02 17:29:55    182s] EX_ALUcomp_N330
[02/02 17:29:55    182s] n7170
[02/02 17:29:55    182s] EX_ALUcomp_N331
[02/02 17:29:55    182s] n7169
[02/02 17:29:55    182s] EX_ALUcomp_N332
[02/02 17:29:55    182s] n7168
[02/02 17:29:55    182s] EX_ALUcomp_N333
[02/02 17:29:55    182s] n7167
[02/02 17:29:55    182s] EX_ALUcomp_N334
[02/02 17:29:55    182s] n7166
[02/02 17:29:55    182s] EX_ALUcomp_N335
[02/02 17:29:55    182s] n7165
[02/02 17:29:55    182s] EX_ALUcomp_N336
[02/02 17:29:55    182s] n7164
[02/02 17:29:55    182s] EX_ALUcomp_N337
[02/02 17:29:55    182s] n7163
[02/02 17:29:55    182s] EX_ALUcomp_N338
[02/02 17:29:55    182s] n7162
[02/02 17:29:55    182s] EX_ALUcomp_N339
[02/02 17:29:55    182s] n7161
[02/02 17:29:55    182s] EX_ALUcomp_N340
[02/02 17:29:55    182s] n7160
[02/02 17:29:55    182s] EX_ALUcomp_N341
[02/02 17:29:55    182s] n7159
[02/02 17:29:55    182s] EX_ALUcomp_N342
[02/02 17:29:55    182s] n7158
[02/02 17:29:55    182s] EX_ALUcomp_N343
[02/02 17:29:55    182s] n7157
[02/02 17:29:55    182s] EX_ALUcomp_N344
[02/02 17:29:55    182s] n7156
[02/02 17:29:55    182s] EX_ALUcomp_N411
[02/02 17:29:55    182s] n7155
[02/02 17:29:55    182s] EX_ALUcomp_N412
[02/02 17:29:55    182s] n7154
[02/02 17:29:55    182s] EX_ALUcomp_N413
[02/02 17:29:55    182s] n7153
[02/02 17:29:55    182s] EX_ALUcomp_N414
[02/02 17:29:55    182s] n7152
[02/02 17:29:55    182s] EX_ALUcomp_N415
[02/02 17:29:55    182s] n7151
[02/02 17:29:55    182s] EX_ALUcomp_N416
[02/02 17:29:55    182s] n7150
[02/02 17:29:55    182s] EX_ALUcomp_N417
[02/02 17:29:55    182s] n7149
[02/02 17:29:55    182s] EX_ALUcomp_N418
[02/02 17:29:55    182s] n7148
[02/02 17:29:55    182s] EX_ALUcomp_N419
[02/02 17:29:55    182s] n7147
[02/02 17:29:55    182s] EX_ALUcomp_N420
[02/02 17:29:55    182s] n7146
[02/02 17:29:55    182s] EX_ALUcomp_N421
[02/02 17:29:55    182s] n7145
[02/02 17:29:55    182s] EX_ALUcomp_N422
[02/02 17:29:55    182s] n7144
[02/02 17:29:55    182s] EX_ALUcomp_N423
[02/02 17:29:55    182s] n7143
[02/02 17:29:55    182s] EX_ALUcomp_N424
[02/02 17:29:55    182s] n7142
[02/02 17:29:55    182s] EX_ALUcomp_N425
[02/02 17:29:55    182s] n7141
[02/02 17:29:55    182s] EX_ALUcomp_N426
[02/02 17:29:55    182s] n7140
[02/02 17:29:55    182s] EX_ALUcomp_N427
[02/02 17:29:55    182s] n7139
[02/02 17:29:55    182s] EX_ALUcomp_N428
[02/02 17:29:55    182s] n7138
[02/02 17:29:55    182s] EX_ALUcomp_N429
[02/02 17:29:55    182s] n7137
[02/02 17:29:55    182s] EX_ALUcomp_N430
[02/02 17:29:55    182s] EX_ALUcomp_N431
[02/02 17:29:55    182s] EX_ALUcomp_N432
[02/02 17:29:55    182s] EX_ALUcomp_N433
[02/02 17:29:55    182s] EX_ALUcomp_N434
[02/02 17:29:55    182s] EX_ALUcomp_N435
[02/02 17:29:55    182s] EX_ALUcomp_N436
[02/02 17:29:55    182s] EX_ALUcomp_N437
[02/02 17:29:55    182s] n7129
[02/02 17:29:55    182s] EX_ALUcomp_N438
[02/02 17:29:55    182s] n7128
[02/02 17:29:55    182s] EX_ALUcomp_N439
[02/02 17:29:55    182s] n7127
[02/02 17:29:55    182s] EX_ALUcomp_N440
[02/02 17:29:55    182s] n7126
[02/02 17:29:55    182s] EX_ALUcomp_N441
[02/02 17:29:55    182s] n7125
[02/02 17:29:55    182s] EX_ALUcomp_N442
[02/02 17:29:55    182s] n7124
[02/02 17:29:55    182s] EX_ALUcomp_N443
[02/02 17:29:55    182s] n7123
[02/02 17:29:55    182s] EX_ALUcomp_N444
[02/02 17:29:55    182s] n7122
[02/02 17:29:55    182s] EX_ALUcomp_N445
[02/02 17:29:55    182s] n7121
[02/02 17:29:55    182s] EX_ALUcomp_N446
[02/02 17:29:55    182s] n7120
[02/02 17:29:55    182s] EX_ALUcomp_N447
[02/02 17:29:55    182s] n7119
[02/02 17:29:55    182s] EX_ALUcomp_N448
[02/02 17:29:55    182s] n7118
[02/02 17:29:55    182s] EX_ALUcomp_N449
[02/02 17:29:55    182s] n7117
[02/02 17:29:55    182s] EX_ALUcomp_N450
[02/02 17:29:55    182s] n7116
[02/02 17:29:55    182s] EX_ALUcomp_N451
[02/02 17:29:55    182s] n7115
[02/02 17:29:55    182s] EX_ALUcomp_N452
[02/02 17:29:55    182s] n7114
[02/02 17:29:55    182s] EX_ALUcomp_N453
[02/02 17:29:55    182s] n7113
[02/02 17:29:55    182s] EX_ALUcomp_N454
[02/02 17:29:55    182s] n7112
[02/02 17:29:55    182s] EX_ALUcomp_N455
[02/02 17:29:55    182s] n7111
[02/02 17:29:55    182s] EX_ALUcomp_N456
[02/02 17:29:55    182s] n7110
[02/02 17:29:55    182s] EX_ALUcomp_N457
[02/02 17:29:55    182s] n7109
[02/02 17:29:55    182s] EX_ALUcomp_N458
[02/02 17:29:55    182s] n7108
[02/02 17:29:55    182s] EX_ALUcomp_N459
[02/02 17:29:55    182s] n7107
[02/02 17:29:55    182s] EX_ALUcomp_N460
[02/02 17:29:55    182s] n7106
[02/02 17:29:55    182s] EX_ALUcomp_N461
[02/02 17:29:55    182s] n7105
[02/02 17:29:55    182s] EX_ALUcomp_N462
[02/02 17:29:55    182s] n7104
[02/02 17:29:55    182s] EX_ALUcomp_N463
[02/02 17:29:55    182s] n7103
[02/02 17:29:55    182s] EX_ALUcomp_N464
[02/02 17:29:55    182s] n7102
[02/02 17:29:55    182s] EX_ALUcomp_N465
[02/02 17:29:55    182s] n7101
[02/02 17:29:55    182s] EX_ALUcomp_N466
[02/02 17:29:55    182s] n7100
[02/02 17:29:55    182s] EX_ALUcomp_N467
[02/02 17:29:55    182s] n7099
[02/02 17:29:55    182s] EX_ALUcomp_N468
[02/02 17:29:55    182s] n7098
[02/02 17:29:55    182s] EX_ALUcomp_N469
[02/02 17:29:55    182s] n7097
[02/02 17:29:55    182s] EX_ALUcomp_N470
[02/02 17:29:55    182s] n7096
[02/02 17:29:55    182s] EX_ALUcomp_N471
[02/02 17:29:55    182s] n7095
[02/02 17:29:55    182s] EX_ALUcomp_N472
[02/02 17:29:55    182s] n7094
[02/02 17:29:55    182s] EX_ALUcomp_N474
[02/02 17:29:55    182s] n7093
[02/02 17:29:55    182s] EX_ALUcomp_N475
[02/02 17:29:55    182s] n7092
[02/02 17:29:55    182s] EX_ALUcomp_N476
[02/02 17:29:55    182s] n7091
[02/02 17:29:55    182s] EX_ALUcomp_N477
[02/02 17:29:55    182s] n7090
[02/02 17:29:55    182s] EX_ALUcomp_N478
[02/02 17:29:55    182s] n7089
[02/02 17:29:55    182s] EX_ALUcomp_N479
[02/02 17:29:55    182s] n7088
[02/02 17:29:55    182s] EX_ALUcomp_N480
[02/02 17:29:55    182s] n7087
[02/02 17:29:55    182s] EX_ALUcomp_N481
[02/02 17:29:55    182s] n7086
[02/02 17:29:55    182s] EX_ALUcomp_N482
[02/02 17:29:55    182s] n7085
[02/02 17:29:55    182s] EX_ALUcomp_N483
[02/02 17:29:55    182s] n7084
[02/02 17:29:55    182s] EX_ALUcomp_N484
[02/02 17:29:55    182s] n7083
[02/02 17:29:55    182s] EX_ALUcomp_N485
[02/02 17:29:55    182s] n7082
[02/02 17:29:55    182s] EX_ALUcomp_N486
[02/02 17:29:55    182s] n7081
[02/02 17:29:55    182s] EX_ALUcomp_N487
[02/02 17:29:55    182s] n7080
[02/02 17:29:55    182s] EX_ALUcomp_N488
[02/02 17:29:55    182s] n7079
[02/02 17:29:55    182s] EX_ALUcomp_N489
[02/02 17:29:55    182s] n7078
[02/02 17:29:55    182s] EX_ALUcomp_N490
[02/02 17:29:55    182s] n7077
[02/02 17:29:55    182s] EX_ALUcomp_N491
[02/02 17:29:55    182s] n7076
[02/02 17:29:55    182s] EX_ALUcomp_N492
[02/02 17:29:55    182s] n7075
[02/02 17:29:55    182s] EX_ALUcomp_N493
[02/02 17:29:55    182s] n7074
[02/02 17:29:55    182s] EX_ALUcomp_N494
[02/02 17:29:55    182s] n7073
[02/02 17:29:55    182s] EX_ALUcomp_N495
[02/02 17:29:55    182s] n7072
[02/02 17:29:55    182s] EX_ALUcomp_N496
[02/02 17:29:55    182s] n7071
[02/02 17:29:55    182s] EX_ALUcomp_N497
[02/02 17:29:55    182s] n7070
[02/02 17:29:55    182s] EX_ALUcomp_N498
[02/02 17:29:55    182s] n7069
[02/02 17:29:55    182s] EX_ALUcomp_N499
[02/02 17:29:55    182s] n7068
[02/02 17:29:55    182s] EX_ALUcomp_N500
[02/02 17:29:55    182s] n7067
[02/02 17:29:55    182s] EX_ALUcomp_N501
[02/02 17:29:55    182s] n7066
[02/02 17:29:55    182s] EX_ALUcomp_N502
[02/02 17:29:55    182s] n7065
[02/02 17:29:55    182s] EX_ALUcomp_N503
[02/02 17:29:55    182s] n7064
[02/02 17:29:55    182s] EX_ALUcomp_N504
[02/02 17:29:55    182s] n7063
[02/02 17:29:55    182s] EX_ALUcomp_N505
[02/02 17:29:55    182s] n7062
[02/02 17:29:55    182s] reg_EX_ID_EX_N3
[02/02 17:29:55    182s] n7061
[02/02 17:29:55    182s] reg_EX_ID_EX_N5
[02/02 17:29:55    182s] n7060
[02/02 17:29:55    182s] reg_EX_ID_EX_N6
[02/02 17:29:55    182s] n7059
[02/02 17:29:55    182s] reg_EX_ID_EX_N7
[02/02 17:29:55    182s] n7058
[02/02 17:29:55    182s] ID_RF_registers_2__31_
[02/02 17:29:55    182s] n7057
[02/02 17:29:55    182s] ID_RF_registers_2__30_
[02/02 17:29:55    182s] n7056
[02/02 17:29:55    182s] ID_RF_registers_2__29_
[02/02 17:29:55    182s] n7055
[02/02 17:29:55    182s] ID_RF_registers_2__28_
[02/02 17:29:55    182s] n7054
[02/02 17:29:55    182s] ID_RF_registers_2__27_
[02/02 17:29:55    182s] n7053
[02/02 17:29:55    182s] ID_RF_registers_2__26_
[02/02 17:29:55    182s] n7052
[02/02 17:29:55    182s] ID_RF_registers_2__25_
[02/02 17:29:55    182s] n7051
[02/02 17:29:55    182s] ID_RF_registers_2__24_
[02/02 17:29:55    182s] n7050
[02/02 17:29:55    182s] ID_RF_registers_2__23_
[02/02 17:29:55    182s] n7049
[02/02 17:29:55    182s] ID_RF_registers_2__22_
[02/02 17:29:55    182s] n7048
[02/02 17:29:55    182s] ID_RF_registers_2__21_
[02/02 17:29:55    182s] n7047
[02/02 17:29:55    182s] ID_RF_registers_2__20_
[02/02 17:29:55    182s] n7046
[02/02 17:29:55    182s] ID_RF_registers_2__19_
[02/02 17:29:55    182s] n7045
[02/02 17:29:55    182s] ID_RF_registers_2__18_
[02/02 17:29:55    182s] n7044
[02/02 17:29:55    182s] ID_RF_registers_2__17_
[02/02 17:29:55    182s] n7043
[02/02 17:29:55    182s] ID_RF_registers_2__16_
[02/02 17:29:55    182s] ID_RF_registers_2__15_
[02/02 17:29:55    182s] ID_RF_registers_2__14_
[02/02 17:29:55    182s] ID_RF_registers_2__13_
[02/02 17:29:55    182s] ID_RF_registers_2__12_
[02/02 17:29:55    182s] ID_RF_registers_2__11_
[02/02 17:29:55    182s] ID_RF_registers_2__10_
[02/02 17:29:55    182s] ID_RF_registers_2__9_
[02/02 17:29:55    182s] n7035
[02/02 17:29:55    182s] ID_RF_registers_2__8_
[02/02 17:29:55    182s] n7034
[02/02 17:29:55    182s] ID_RF_registers_2__7_
[02/02 17:29:55    182s] n7033
[02/02 17:29:55    182s] ID_RF_registers_2__6_
[02/02 17:29:55    182s] n7032
[02/02 17:29:55    182s] ID_RF_registers_2__5_
[02/02 17:29:55    182s] n7031
[02/02 17:29:55    182s] ID_RF_registers_2__4_
[02/02 17:29:55    182s] n7030
[02/02 17:29:55    182s] ID_RF_registers_2__3_
[02/02 17:29:55    182s] n7029
[02/02 17:29:55    182s] ID_RF_registers_2__2_
[02/02 17:29:55    182s] n7028
[02/02 17:29:55    182s] ID_RF_registers_2__1_
[02/02 17:29:55    182s] n7027
[02/02 17:29:55    182s] ID_RF_registers_2__0_
[02/02 17:29:55    182s] n7026
[02/02 17:29:55    182s] ID_RF_registers_3__31_
[02/02 17:29:55    182s] n7025
[02/02 17:29:55    182s] ID_RF_registers_3__30_
[02/02 17:29:55    182s] n7024
[02/02 17:29:55    182s] ID_RF_registers_3__29_
[02/02 17:29:55    182s] n7023
[02/02 17:29:55    182s] ID_RF_registers_3__28_
[02/02 17:29:55    182s] n7022
[02/02 17:29:55    182s] ID_RF_registers_3__27_
[02/02 17:29:55    182s] n7021
[02/02 17:29:55    182s] ID_RF_registers_3__26_
[02/02 17:29:55    182s] n7020
[02/02 17:29:55    182s] ID_RF_registers_3__25_
[02/02 17:29:55    182s] n7019
[02/02 17:29:55    182s] ID_RF_registers_3__24_
[02/02 17:29:55    182s] n7018
[02/02 17:29:55    182s] ID_RF_registers_3__23_
[02/02 17:29:55    182s] n7017
[02/02 17:29:55    182s] ID_RF_registers_3__22_
[02/02 17:29:55    182s] n7016
[02/02 17:29:55    182s] ID_RF_registers_3__21_
[02/02 17:29:55    182s] n7015
[02/02 17:29:55    182s] ID_RF_registers_3__20_
[02/02 17:29:55    182s] n7014
[02/02 17:29:55    182s] ID_RF_registers_3__19_
[02/02 17:29:55    182s] n7013
[02/02 17:29:55    182s] ID_RF_registers_3__18_
[02/02 17:29:55    182s] n3349
[02/02 17:29:55    182s] n7012
[02/02 17:29:55    182s] ID_RF_registers_3__17_
[02/02 17:29:55    182s] n3348
[02/02 17:29:55    182s] n7011
[02/02 17:29:55    182s] ID_RF_registers_3__16_
[02/02 17:29:55    182s] n3347
[02/02 17:29:55    182s] n7010
[02/02 17:29:55    182s] ID_RF_registers_3__15_
[02/02 17:29:55    182s] n3323
[02/02 17:29:55    182s] n7009
[02/02 17:29:55    182s] ID_RF_registers_3__14_
[02/02 17:29:55    182s] n3322
[02/02 17:29:55    182s] n7008
[02/02 17:29:55    182s] ID_RF_registers_3__13_
[02/02 17:29:55    182s] n3321
[02/02 17:29:55    182s] n7007
[02/02 17:29:55    182s] ID_RF_registers_3__12_
[02/02 17:29:55    182s] n3320
[02/02 17:29:55    182s] n7006
[02/02 17:29:55    182s] ID_RF_registers_3__11_
[02/02 17:29:55    182s] n3319
[02/02 17:29:55    182s] n7005
[02/02 17:29:55    182s] ID_RF_registers_3__10_
[02/02 17:29:55    182s] n3318
[02/02 17:29:55    182s] n7004
[02/02 17:29:55    182s] ID_RF_registers_3__9_
[02/02 17:29:55    182s] n3317
[02/02 17:29:55    182s] n7002
[02/02 17:29:55    182s] ID_RF_registers_3__8_
[02/02 17:29:55    182s] n3316
[02/02 17:29:55    182s] n7001
[02/02 17:29:55    182s] ID_RF_registers_3__7_
[02/02 17:29:55    182s] n3315
[02/02 17:29:55    182s] n7000
[02/02 17:29:55    182s] ID_RF_registers_3__6_
[02/02 17:29:55    182s] n3314
[02/02 17:29:55    182s] n6999
[02/02 17:29:55    182s] ID_RF_registers_3__5_
[02/02 17:29:55    182s] n3256
[02/02 17:29:55    182s] n6998
[02/02 17:29:55    182s] ID_RF_registers_3__4_
[02/02 17:29:55    182s] n3255
[02/02 17:29:55    182s] n6997
[02/02 17:29:55    182s] ID_RF_registers_3__3_
[02/02 17:29:55    182s] n3254
[02/02 17:29:55    182s] n6996
[02/02 17:29:55    182s] ID_RF_registers_3__2_
[02/02 17:29:55    182s] n3253
[02/02 17:29:55    182s] n6995
[02/02 17:29:55    182s] ID_RF_registers_3__1_
[02/02 17:29:55    182s] n3252
[02/02 17:29:55    182s] n6994
[02/02 17:29:55    182s] ID_RF_registers_3__0_
[02/02 17:29:55    182s] n3251
[02/02 17:29:55    182s] n6993
[02/02 17:29:55    182s] ID_RF_registers_6__31_
[02/02 17:29:55    182s] n3250
[02/02 17:29:55    182s] n6992
[02/02 17:29:55    182s] ID_RF_registers_6__30_
[02/02 17:29:55    182s] n3249
[02/02 17:29:55    182s] n6991
[02/02 17:29:55    182s] ID_RF_registers_6__29_
[02/02 17:29:55    182s] n3248
[02/02 17:29:55    182s] n6990
[02/02 17:29:55    182s] ID_RF_registers_6__28_
[02/02 17:29:55    182s] n3247
[02/02 17:29:55    182s] n6989
[02/02 17:29:55    182s] ID_RF_registers_6__27_
[02/02 17:29:55    182s] n3223
[02/02 17:29:55    182s] n6988
[02/02 17:29:55    182s] ID_RF_registers_6__26_
[02/02 17:29:55    182s] n3222
[02/02 17:29:55    182s] n6987
[02/02 17:29:55    182s] ID_RF_registers_6__25_
[02/02 17:29:55    182s] n3221
[02/02 17:29:55    182s] n6986
[02/02 17:29:55    182s] ID_RF_registers_6__24_
[02/02 17:29:55    182s] n3220
[02/02 17:29:55    182s] n6985
[02/02 17:29:55    182s] ID_RF_registers_6__23_
[02/02 17:29:55    182s] n3219
[02/02 17:29:55    182s] n6984
[02/02 17:29:55    182s] ID_RF_registers_6__22_
[02/02 17:29:55    182s] n3218
[02/02 17:29:55    182s] n6983
[02/02 17:29:55    182s] ID_RF_registers_6__21_
[02/02 17:29:55    182s] n3217
[02/02 17:29:55    182s] n6982
[02/02 17:29:55    182s] ID_RF_registers_6__20_
[02/02 17:29:55    182s] n3216
[02/02 17:29:55    182s] n6981
[02/02 17:29:55    182s] ID_RF_registers_6__19_
[02/02 17:29:55    182s] n3215
[02/02 17:29:55    182s] n6980
[02/02 17:29:55    182s] ID_RF_registers_6__18_
[02/02 17:29:55    182s] n3214
[02/02 17:29:55    182s] n6979
[02/02 17:29:55    182s] ID_RF_registers_6__17_
[02/02 17:29:55    182s] n3213
[02/02 17:29:55    182s] n6978
[02/02 17:29:55    182s] ID_RF_registers_6__16_
[02/02 17:29:55    182s] n3212
[02/02 17:29:55    182s] n6977
[02/02 17:29:55    182s] ID_RF_registers_6__15_
[02/02 17:29:55    182s] n3211
[02/02 17:29:55    182s] n6976
[02/02 17:29:55    182s] ID_RF_registers_6__14_
[02/02 17:29:55    182s] n3210
[02/02 17:29:55    182s] n6975
[02/02 17:29:55    182s] ID_RF_registers_6__13_
[02/02 17:29:55    182s] n3186
[02/02 17:29:55    182s] n6974
[02/02 17:29:55    182s] ID_RF_registers_6__12_
[02/02 17:29:55    182s] n3185
[02/02 17:29:55    182s] n6973
[02/02 17:29:55    182s] ID_RF_registers_6__11_
[02/02 17:29:55    182s] n3184
[02/02 17:29:55    182s] n6972
[02/02 17:29:55    182s] ID_RF_registers_6__10_
[02/02 17:29:55    182s] n3183
[02/02 17:29:55    182s] n6971
[02/02 17:29:55    182s] ID_RF_registers_6__9_
[02/02 17:29:55    182s] n3182
[02/02 17:29:55    182s] n6969
[02/02 17:29:55    182s] ID_RF_registers_6__8_
[02/02 17:29:55    182s] n3181
[02/02 17:29:55    182s] n6968
[02/02 17:29:55    182s] ID_RF_registers_6__7_
[02/02 17:29:55    182s] n3180
[02/02 17:29:55    182s] n6967
[02/02 17:29:55    182s] ID_RF_registers_6__6_
[02/02 17:29:55    182s] n3179
[02/02 17:29:55    182s] n6966
[02/02 17:29:55    182s] ID_RF_registers_6__5_
[02/02 17:29:55    182s] n3178
[02/02 17:29:55    182s] n6965
[02/02 17:29:55    182s] ID_RF_registers_6__4_
[02/02 17:29:55    182s] n3177
[02/02 17:29:55    182s] n6964
[02/02 17:29:55    182s] ID_RF_registers_6__3_
[02/02 17:29:55    182s] n3076
[02/02 17:29:55    182s] n6947
[02/02 17:29:55    182s] ID_RF_registers_7__18_
[02/02 17:29:55    182s] n2858
[02/02 17:29:55    182s] n6852
[02/02 17:29:55    182s] ID_RF_registers_14__20_
[02/02 17:29:55    182s] ID_RF_registers_14__19_
[02/02 17:29:55    182s] ID_RF_registers_14__18_
[02/02 17:29:55    182s] ID_RF_registers_14__17_
[02/02 17:29:55    182s] ID_RF_registers_14__16_
[02/02 17:29:55    182s] ID_RF_registers_14__15_
[02/02 17:29:55    182s] ID_RF_registers_14__14_
[02/02 17:29:55    182s] ID_RF_registers_14__13_
[02/02 17:29:55    182s] n2845
[02/02 17:29:55    182s] n6844
[02/02 17:29:55    182s] ID_RF_registers_14__12_
[02/02 17:29:55    182s] n2844
[02/02 17:29:55    182s] n6843
[02/02 17:29:55    182s] ID_RF_registers_14__11_
[02/02 17:29:55    182s] n2843
[02/02 17:29:55    182s] n6842
[02/02 17:29:55    182s] ID_RF_registers_14__10_
[02/02 17:29:55    182s] n2842
[02/02 17:29:55    182s] n6841
[02/02 17:29:55    182s] ID_RF_registers_14__9_
[02/02 17:29:55    182s] n2841
[02/02 17:29:55    182s] n6840
[02/02 17:29:55    182s] ID_RF_registers_14__8_
[02/02 17:29:55    182s] n2840
[02/02 17:29:55    182s] n6839
[02/02 17:29:55    182s] ID_RF_registers_14__7_
[02/02 17:29:55    182s] n2834
[02/02 17:29:55    182s] n6838
[02/02 17:29:55    182s] ID_RF_registers_14__6_
[02/02 17:29:55    182s] n2833
[02/02 17:29:55    182s] n6837
[02/02 17:29:55    182s] ID_RF_registers_14__5_
[02/02 17:29:55    182s] n2832
[02/02 17:29:55    182s] n6836
[02/02 17:29:55    182s] ID_RF_registers_14__4_
[02/02 17:29:55    182s] n2831
[02/02 17:29:55    182s] n6835
[02/02 17:29:55    182s] ID_RF_registers_14__3_
[02/02 17:29:55    182s] n2830
[02/02 17:29:55    182s] n6834
[02/02 17:29:55    182s] ID_RF_registers_14__2_
[02/02 17:29:55    182s] n2829
[02/02 17:29:55    182s] n6833
[02/02 17:29:55    182s] ID_RF_registers_14__1_
[02/02 17:29:55    182s] n2828
[02/02 17:29:55    182s] n6831
[02/02 17:29:55    182s] ID_RF_registers_14__0_
[02/02 17:29:55    182s] n2827
[02/02 17:29:55    182s] n6829
[02/02 17:29:55    182s] ID_RF_registers_15__31_
[02/02 17:29:55    182s] n2826
[02/02 17:29:55    182s] n6827
[02/02 17:29:55    182s] ID_RF_registers_15__30_
[02/02 17:29:55    182s] n2825
[02/02 17:29:55    182s] n6825
[02/02 17:29:55    182s] ID_RF_registers_15__29_
[02/02 17:29:55    182s] n2824
[02/02 17:29:55    182s] n6823
[02/02 17:29:55    182s] ID_RF_registers_15__28_
[02/02 17:29:55    182s] n2823
[02/02 17:29:55    182s] n6821
[02/02 17:29:55    182s] ID_RF_registers_15__27_
[02/02 17:29:55    182s] n2822
[02/02 17:29:55    182s] n6819
[02/02 17:29:55    182s] ID_RF_registers_15__26_
[02/02 17:29:55    182s] n2816
[02/02 17:29:55    182s] n6817
[02/02 17:29:55    182s] ID_RF_registers_15__25_
[02/02 17:29:55    182s] n2815
[02/02 17:29:55    182s] n6815
[02/02 17:29:55    182s] ID_RF_registers_15__24_
[02/02 17:29:55    182s] n2814
[02/02 17:29:55    182s] n6813
[02/02 17:29:55    182s] ID_RF_registers_15__23_
[02/02 17:29:55    182s] n2813
[02/02 17:29:55    182s] n6811
[02/02 17:29:55    182s] ID_RF_registers_15__22_
[02/02 17:29:55    182s] n2812
[02/02 17:29:55    182s] n6809
[02/02 17:29:55    182s] ID_RF_registers_15__21_
[02/02 17:29:55    182s] n2811
[02/02 17:29:55    182s] n6807
[02/02 17:29:55    182s] ID_RF_registers_15__20_
[02/02 17:29:55    182s] n2810
[02/02 17:29:55    182s] n6805
[02/02 17:29:55    182s] ID_RF_registers_15__19_
[02/02 17:29:55    182s] n2809
[02/02 17:29:55    182s] n6803
[02/02 17:29:55    182s] ID_RF_registers_15__18_
[02/02 17:29:55    182s] n2808
[02/02 17:29:55    182s] n6801
[02/02 17:29:55    182s] ID_RF_registers_15__17_
[02/02 17:29:55    182s] n2807
[02/02 17:29:55    182s] n6799
[02/02 17:29:55    182s] ID_RF_registers_15__16_
[02/02 17:29:55    182s] n2806
[02/02 17:29:55    182s] n6797
[02/02 17:29:55    182s] ID_RF_registers_15__15_
[02/02 17:29:55    182s] n2805
[02/02 17:29:55    182s] n6795
[02/02 17:29:55    182s] ID_RF_registers_15__14_
[02/02 17:29:55    182s] n2804
[02/02 17:29:55    182s] n6793
[02/02 17:29:55    182s] ID_RF_registers_15__13_
[02/02 17:29:55    182s] n2798
[02/02 17:29:55    182s] n6791
[02/02 17:29:55    182s] ID_RF_registers_15__12_
[02/02 17:29:55    182s] n2797
[02/02 17:29:55    182s] n6789
[02/02 17:29:55    182s] ID_RF_registers_15__11_
[02/02 17:29:55    182s] n2796
[02/02 17:29:55    182s] n6787
[02/02 17:29:55    182s] ID_RF_registers_15__10_
[02/02 17:29:55    182s] n2795
[02/02 17:29:55    182s] n6785
[02/02 17:29:55    182s] ID_RF_registers_15__9_
[02/02 17:29:55    182s] n2794
[02/02 17:29:55    182s] n6783
[02/02 17:29:55    182s] ID_RF_registers_15__8_
[02/02 17:29:55    182s] n2793
[02/02 17:29:55    182s] n6781
[02/02 17:29:55    182s] ID_RF_registers_15__7_
[02/02 17:29:55    182s] n2792
[02/02 17:29:55    182s] n6779
[02/02 17:29:55    182s] ID_RF_registers_15__6_
[02/02 17:29:55    182s] n2791
[02/02 17:29:55    182s] n6777
[02/02 17:29:55    182s] ID_RF_registers_15__5_
[02/02 17:29:55    182s] n2790
[02/02 17:29:55    182s] n6775
[02/02 17:29:55    182s] ID_RF_registers_15__4_
[02/02 17:29:55    182s] n2789
[02/02 17:29:55    182s] n6773
[02/02 17:29:55    182s] ID_RF_registers_15__3_
[02/02 17:29:55    182s] n2788
[02/02 17:29:55    182s] n6771
[02/02 17:29:55    182s] ID_RF_registers_15__2_
[02/02 17:29:55    182s] n2787
[02/02 17:29:55    182s] n6748
[02/02 17:29:55    182s] ID_RF_registers_15__1_
[02/02 17:29:55    182s] n2786
[02/02 17:29:55    182s] n6747
[02/02 17:29:55    182s] ID_RF_registers_15__0_
[02/02 17:29:55    182s] n2780
[02/02 17:29:55    182s] n6746
[02/02 17:29:55    182s] ID_RF_registers_16__31_
[02/02 17:29:55    182s] n2779
[02/02 17:29:55    182s] n6745
[02/02 17:29:55    182s] ID_RF_registers_16__30_
[02/02 17:29:55    182s] n2778
[02/02 17:29:55    182s] n6744
[02/02 17:29:55    182s] ID_RF_registers_16__29_
[02/02 17:29:55    182s] n2777
[02/02 17:29:55    182s] n6743
[02/02 17:29:55    182s] ID_RF_registers_16__28_
[02/02 17:29:55    182s] n2776
[02/02 17:29:55    182s] n6741
[02/02 17:29:55    182s] ID_RF_registers_16__27_
[02/02 17:29:55    182s] n2775
[02/02 17:29:55    182s] n6740
[02/02 17:29:55    182s] ID_RF_registers_16__26_
[02/02 17:29:55    182s] n2774
[02/02 17:29:55    182s] n6739
[02/02 17:29:55    182s] ID_RF_registers_16__25_
[02/02 17:29:55    182s] n2773
[02/02 17:29:55    182s] n6738
[02/02 17:29:55    182s] ID_RF_registers_16__24_
[02/02 17:29:55    182s] n2772
[02/02 17:29:55    182s] n6737
[02/02 17:29:55    182s] ID_RF_registers_16__23_
[02/02 17:29:55    182s] n2771
[02/02 17:29:55    182s] n6736
[02/02 17:29:55    182s] ID_RF_registers_16__22_
[02/02 17:29:55    182s] n2770
[02/02 17:29:55    182s] n6735
[02/02 17:29:55    182s] ID_RF_registers_16__21_
[02/02 17:29:55    182s] n2769
[02/02 17:29:55    182s] n6734
[02/02 17:29:55    182s] ID_RF_registers_16__20_
[02/02 17:29:55    182s] n2768
[02/02 17:29:55    182s] n6733
[02/02 17:29:55    182s] ID_RF_registers_16__19_
[02/02 17:29:55    182s] n2767
[02/02 17:29:55    182s] n6732
[02/02 17:29:55    182s] ID_RF_registers_16__18_
[02/02 17:29:55    182s] n2766
[02/02 17:29:55    182s] n6731
[02/02 17:29:55    182s] ID_RF_registers_16__17_
[02/02 17:29:55    182s] n2765
[02/02 17:29:55    182s] n6730
[02/02 17:29:55    182s] ID_RF_registers_16__16_
[02/02 17:29:55    182s] n2764
[02/02 17:29:55    182s] n6729
[02/02 17:29:55    182s] ID_RF_registers_16__15_
[02/02 17:29:55    182s] n2763
[02/02 17:29:55    182s] n6728
[02/02 17:29:55    182s] ID_RF_registers_16__14_
[02/02 17:29:55    182s] n2762
[02/02 17:29:55    182s] n6727
[02/02 17:29:55    182s] ID_RF_registers_16__13_
[02/02 17:29:55    182s] n2761
[02/02 17:29:55    182s] n6726
[02/02 17:29:55    182s] ID_RF_registers_16__12_
[02/02 17:29:55    182s] n2760
[02/02 17:29:55    182s] n6725
[02/02 17:29:55    182s] ID_RF_registers_16__11_
[02/02 17:29:55    182s] n2759
[02/02 17:29:55    182s] n6724
[02/02 17:29:55    182s] ID_RF_registers_16__10_
[02/02 17:29:55    182s] n2758
[02/02 17:29:55    182s] n6723
[02/02 17:29:55    182s] ID_RF_registers_16__9_
[02/02 17:29:55    182s] n2757
[02/02 17:29:55    182s] n6722
[02/02 17:29:55    182s] ID_RF_registers_16__8_
[02/02 17:29:55    182s] n2756
[02/02 17:29:55    182s] n6721
[02/02 17:29:55    182s] ID_RF_registers_16__7_
[02/02 17:29:55    182s] n2755
[02/02 17:29:55    182s] n6720
[02/02 17:29:55    182s] ID_RF_registers_16__6_
[02/02 17:29:55    182s] n2754
[02/02 17:29:55    182s] n6719
[02/02 17:29:55    182s] ID_RF_registers_16__5_
[02/02 17:29:55    182s] n2753
[02/02 17:29:55    182s] n6718
[02/02 17:29:55    182s] ID_RF_registers_16__4_
[02/02 17:29:55    182s] n2752
[02/02 17:29:55    182s] n6717
[02/02 17:29:55    182s] ID_RF_registers_16__3_
[02/02 17:29:55    182s] n2751
[02/02 17:29:55    182s] n6716
[02/02 17:29:55    182s] ID_RF_registers_16__2_
[02/02 17:29:55    182s] n2750
[02/02 17:29:55    182s] n6715
[02/02 17:29:55    182s] ID_RF_registers_16__1_
[02/02 17:29:55    182s] n2749
[02/02 17:29:55    182s] n6714
[02/02 17:29:55    182s] ID_RF_registers_16__0_
[02/02 17:29:55    182s] n2748
[02/02 17:29:55    182s] n6713
[02/02 17:29:55    182s] ID_RF_registers_17__31_
[02/02 17:29:55    182s] n2747
[02/02 17:29:55    182s] n6712
[02/02 17:29:55    182s] ID_RF_registers_17__30_
[02/02 17:29:55    182s] n2746
[02/02 17:29:55    182s] n6711
[02/02 17:29:55    182s] ID_RF_registers_17__29_
[02/02 17:29:55    182s] n2745
[02/02 17:29:55    182s] n6709
[02/02 17:29:55    182s] ID_RF_registers_17__28_
[02/02 17:29:55    182s] n2744
[02/02 17:29:55    182s] n6708
[02/02 17:29:55    182s] ID_RF_registers_17__27_
[02/02 17:29:55    182s] n2743
[02/02 17:29:55    182s] n6707
[02/02 17:29:55    182s] ID_RF_registers_17__26_
[02/02 17:29:55    182s] n2742
[02/02 17:29:55    182s] n6706
[02/02 17:29:55    182s] ID_RF_registers_17__25_
[02/02 17:29:55    182s] n2741
[02/02 17:29:55    182s] n6705
[02/02 17:29:55    182s] ID_RF_registers_17__24_
[02/02 17:29:55    182s] n2740
[02/02 17:29:55    182s] n6704
[02/02 17:29:55    182s] ID_RF_registers_17__23_
[02/02 17:29:55    182s] n2739
[02/02 17:29:55    182s] n6703
[02/02 17:29:55    182s] ID_RF_registers_17__22_
[02/02 17:29:55    182s] ID_RF_registers_17__21_
[02/02 17:29:55    182s] ID_RF_registers_17__20_
[02/02 17:29:55    182s] ID_RF_registers_17__19_
[02/02 17:29:55    182s] ID_RF_registers_17__18_
[02/02 17:29:55    182s] ID_RF_registers_17__17_
[02/02 17:29:55    182s] ID_RF_registers_17__16_
[02/02 17:29:55    182s] ID_RF_registers_17__15_
[02/02 17:29:55    182s] n2731
[02/02 17:29:55    182s] n6694
[02/02 17:29:55    182s] ID_RF_registers_17__14_
[02/02 17:29:55    182s] n2730
[02/02 17:29:55    182s] n6693
[02/02 17:29:55    182s] ID_RF_registers_17__13_
[02/02 17:29:55    182s] n2729
[02/02 17:29:55    182s] n6692
[02/02 17:29:55    182s] ID_RF_registers_17__12_
[02/02 17:29:55    182s] n2728
[02/02 17:29:55    182s] n6691
[02/02 17:29:55    182s] ID_RF_registers_17__11_
[02/02 17:29:55    182s] n2727
[02/02 17:29:55    182s] n6690
[02/02 17:29:55    182s] ID_RF_registers_17__10_
[02/02 17:29:55    182s] n2726
[02/02 17:29:55    182s] n6689
[02/02 17:29:55    182s] ID_RF_registers_17__9_
[02/02 17:29:55    182s] n2725
[02/02 17:29:55    182s] n6688
[02/02 17:29:55    182s] ID_RF_registers_17__8_
[02/02 17:29:55    182s] n2724
[02/02 17:29:55    182s] n6687
[02/02 17:29:55    182s] ID_RF_registers_17__7_
[02/02 17:29:55    182s] n2723
[02/02 17:29:55    182s] n6686
[02/02 17:29:55    182s] ID_RF_registers_17__6_
[02/02 17:29:55    182s] n2722
[02/02 17:29:55    182s] n6685
[02/02 17:29:55    182s] ID_RF_registers_17__5_
[02/02 17:29:55    182s] n2721
[02/02 17:29:55    182s] n6684
[02/02 17:29:55    182s] ID_RF_registers_17__4_
[02/02 17:29:55    182s] n2720
[02/02 17:29:55    182s] n6682
[02/02 17:29:55    182s] ID_RF_registers_17__3_
[02/02 17:29:55    182s] n2719
[02/02 17:29:55    182s] n6681
[02/02 17:29:55    182s] ID_RF_registers_17__2_
[02/02 17:29:55    182s] n2718
[02/02 17:29:55    182s] n6680
[02/02 17:29:55    182s] ID_RF_registers_17__1_
[02/02 17:29:55    182s] n2717
[02/02 17:29:55    182s] n6679
[02/02 17:29:55    182s] ID_RF_registers_17__0_
[02/02 17:29:55    182s] n2716
[02/02 17:29:55    182s] n6678
[02/02 17:29:55    182s] ID_RF_registers_22__31_
[02/02 17:29:55    182s] n2715
[02/02 17:29:55    182s] n6677
[02/02 17:29:55    182s] ID_RF_registers_22__30_
[02/02 17:29:55    182s] n2714
[02/02 17:29:55    182s] n6676
[02/02 17:29:55    182s] ID_RF_registers_22__29_
[02/02 17:29:55    182s] n2713
[02/02 17:29:55    182s] n6675
[02/02 17:29:55    182s] ID_RF_registers_22__28_
[02/02 17:29:55    182s] n2712
[02/02 17:29:55    182s] n6674
[02/02 17:29:55    182s] ID_RF_registers_22__27_
[02/02 17:29:55    182s] n2711
[02/02 17:29:55    182s] n6673
[02/02 17:29:55    182s] ID_RF_registers_22__26_
[02/02 17:29:55    182s] n2710
[02/02 17:29:55    182s] n6672
[02/02 17:29:55    182s] ID_RF_registers_22__25_
[02/02 17:29:55    182s] n2709
[02/02 17:29:55    182s] n6671
[02/02 17:29:55    182s] ID_RF_registers_22__24_
[02/02 17:29:55    182s] n2708
[02/02 17:29:55    182s] n6670
[02/02 17:29:55    182s] ID_RF_registers_22__23_
[02/02 17:29:55    182s] n2707
[02/02 17:29:55    182s] n6668
[02/02 17:29:55    182s] ID_RF_registers_22__22_
[02/02 17:29:55    182s] n2706
[02/02 17:29:55    182s] n6667
[02/02 17:29:55    182s] ID_RF_registers_22__21_
[02/02 17:29:55    182s] n2705
[02/02 17:29:55    182s] n6666
[02/02 17:29:55    182s] ID_RF_registers_22__20_
[02/02 17:29:55    182s] n2704
[02/02 17:29:55    182s] n6665
[02/02 17:29:55    182s] ID_RF_registers_22__19_
[02/02 17:29:55    182s] n2703
[02/02 17:29:55    182s] n6664
[02/02 17:29:55    182s] ID_RF_registers_22__18_
[02/02 17:29:55    182s] n2702
[02/02 17:29:55    182s] n6663
[02/02 17:29:55    182s] ID_RF_registers_22__17_
[02/02 17:29:55    182s] n2701
[02/02 17:29:55    182s] n6662
[02/02 17:29:55    182s] ID_RF_registers_22__16_
[02/02 17:29:55    182s] n2700
[02/02 17:29:55    182s] n6661
[02/02 17:29:55    182s] ID_RF_registers_22__15_
[02/02 17:29:55    182s] n2699
[02/02 17:29:55    182s] n6660
[02/02 17:29:55    182s] ID_RF_registers_22__14_
[02/02 17:29:55    182s] n2698
[02/02 17:29:55    182s] n6659
[02/02 17:29:55    182s] ID_RF_registers_22__13_
[02/02 17:29:55    182s] n2697
[02/02 17:29:55    182s] n6658
[02/02 17:29:55    182s] ID_RF_registers_22__12_
[02/02 17:29:55    182s] n2696
[02/02 17:29:55    182s] n6656
[02/02 17:29:55    182s] ID_RF_registers_22__11_
[02/02 17:29:55    182s] n2695
[02/02 17:29:55    182s] n6655
[02/02 17:29:55    182s] ID_RF_registers_22__10_
[02/02 17:29:55    182s] n2694
[02/02 17:29:55    182s] n6654
[02/02 17:29:55    182s] ID_RF_registers_22__9_
[02/02 17:29:55    182s] n2693
[02/02 17:29:55    182s] n6653
[02/02 17:29:55    182s] ID_RF_registers_22__8_
[02/02 17:29:55    182s] n2692
[02/02 17:29:55    182s] n6652
[02/02 17:29:55    182s] ID_RF_registers_22__7_
[02/02 17:29:55    182s] n2691
[02/02 17:29:55    182s] n6651
[02/02 17:29:55    182s] ID_RF_registers_22__6_
[02/02 17:29:55    182s] n2690
[02/02 17:29:55    182s] n6650
[02/02 17:29:55    182s] ID_RF_registers_22__5_
[02/02 17:29:55    182s] n2689
[02/02 17:29:55    182s] n6649
[02/02 17:29:55    182s] ID_RF_registers_22__4_
[02/02 17:29:55    182s] n2688
[02/02 17:29:55    182s] n6648
[02/02 17:29:55    182s] ID_RF_registers_22__3_
[02/02 17:29:55    182s] n2687
[02/02 17:29:55    182s] n6647
[02/02 17:29:55    182s] ID_RF_registers_22__2_
[02/02 17:29:55    182s] n2686
[02/02 17:29:55    182s] n6646
[02/02 17:29:55    182s] ID_RF_registers_22__1_
[02/02 17:29:55    182s] n2685
[02/02 17:29:55    182s] n6644
[02/02 17:29:55    182s] ID_RF_registers_22__0_
[02/02 17:29:55    182s] n2684
[02/02 17:29:55    182s] n6643
[02/02 17:29:55    182s] ID_RF_registers_23__31_
[02/02 17:29:55    182s] n2683
[02/02 17:29:55    182s] n6642
[02/02 17:29:55    182s] ID_RF_registers_23__30_
[02/02 17:29:55    182s] n2682
[02/02 17:29:55    182s] n6641
[02/02 17:29:55    182s] ID_RF_registers_23__29_
[02/02 17:29:55    182s] n2681
[02/02 17:29:55    182s] n6640
[02/02 17:29:55    182s] ID_RF_registers_23__28_
[02/02 17:29:55    182s] n2680
[02/02 17:29:55    182s] n6639
[02/02 17:29:55    182s] ID_RF_registers_23__27_
[02/02 17:29:55    182s] n2679
[02/02 17:29:55    182s] n6638
[02/02 17:29:55    182s] ID_RF_registers_23__26_
[02/02 17:29:55    182s] n2678
[02/02 17:29:55    182s] n6637
[02/02 17:29:55    182s] ID_RF_registers_23__25_
[02/02 17:29:55    182s] n2677
[02/02 17:29:55    182s] n6636
[02/02 17:29:55    182s] ID_RF_registers_23__24_
[02/02 17:29:55    182s] n2676
[02/02 17:29:55    182s] n6635
[02/02 17:29:55    182s] ID_RF_registers_23__23_
[02/02 17:29:55    182s] n2675
[02/02 17:29:55    182s] n6634
[02/02 17:29:55    182s] ID_RF_registers_23__22_
[02/02 17:29:55    182s] n2674
[02/02 17:29:55    182s] n6632
[02/02 17:29:55    182s] ID_RF_registers_23__21_
[02/02 17:29:55    182s] n2673
[02/02 17:29:55    182s] n6631
[02/02 17:29:55    182s] ID_RF_registers_23__20_
[02/02 17:29:55    182s] n2672
[02/02 17:29:55    182s] n6630
[02/02 17:29:55    182s] ID_RF_registers_23__19_
[02/02 17:29:55    182s] n2671
[02/02 17:29:55    182s] n6629
[02/02 17:29:55    182s] ID_RF_registers_23__18_
[02/02 17:29:55    182s] n2670
[02/02 17:29:55    182s] n6628
[02/02 17:29:55    182s] ID_RF_registers_23__17_
[02/02 17:29:55    182s] n2669
[02/02 17:29:55    182s] n6627
[02/02 17:29:55    182s] ID_RF_registers_23__16_
[02/02 17:29:55    182s] n2668
[02/02 17:29:55    182s] n6626
[02/02 17:29:55    182s] ID_RF_registers_23__15_
[02/02 17:29:55    182s] n2667
[02/02 17:29:55    182s] n6625
[02/02 17:29:55    182s] ID_RF_registers_23__14_
[02/02 17:29:55    182s] n2666
[02/02 17:29:55    182s] n6624
[02/02 17:29:55    182s] ID_RF_registers_23__13_
[02/02 17:29:55    182s] n2665
[02/02 17:29:55    182s] n6623
[02/02 17:29:55    182s] ID_RF_registers_23__12_
[02/02 17:29:55    182s] n2664
[02/02 17:29:55    182s] n6622
[02/02 17:29:55    182s] ID_RF_registers_23__11_
[02/02 17:29:55    182s] n2663
[02/02 17:29:55    182s] n6620
[02/02 17:29:55    182s] ID_RF_registers_23__10_
[02/02 17:29:55    182s] n2662
[02/02 17:29:55    182s] n6619
[02/02 17:29:55    182s] ID_RF_registers_23__9_
[02/02 17:29:55    182s] n2661
[02/02 17:29:55    182s] n6618
[02/02 17:29:55    182s] ID_RF_registers_23__8_
[02/02 17:29:55    182s] n2660
[02/02 17:29:55    182s] n6617
[02/02 17:29:55    182s] ID_RF_registers_23__7_
[02/02 17:29:55    182s] n2659
[02/02 17:29:55    182s] n6616
[02/02 17:29:55    182s] ID_RF_registers_23__6_
[02/02 17:29:55    182s] n2658
[02/02 17:29:55    182s] n6615
[02/02 17:29:55    182s] ID_RF_registers_23__5_
[02/02 17:29:55    182s] n2657
[02/02 17:29:55    182s] n6614
[02/02 17:29:55    182s] ID_RF_registers_23__4_
[02/02 17:29:55    182s] n2656
[02/02 17:29:55    182s] n6613
[02/02 17:29:55    182s] ID_RF_registers_23__3_
[02/02 17:29:55    182s] n2655
[02/02 17:29:55    182s] n6612
[02/02 17:29:55    182s] ID_RF_registers_23__2_
[02/02 17:29:55    182s] n2654
[02/02 17:29:55    182s] n6611
[02/02 17:29:55    182s] ID_RF_registers_23__1_
[02/02 17:29:55    182s] n2653
[02/02 17:29:55    182s] n6610
[02/02 17:29:55    182s] ID_RF_registers_23__0_
[02/02 17:29:55    182s] n2652
[02/02 17:29:55    182s] n6609
[02/02 17:29:55    182s] ID_RF_registers_24__31_
[02/02 17:29:55    182s] n2651
[02/02 17:29:55    182s] n6608
[02/02 17:29:55    182s] ID_RF_registers_24__30_
[02/02 17:29:55    182s] n2650
[02/02 17:29:55    182s] n6606
[02/02 17:29:55    182s] ID_RF_registers_24__29_
[02/02 17:29:55    182s] n2649
[02/02 17:29:55    182s] n6605
[02/02 17:29:55    182s] ID_RF_registers_24__28_
[02/02 17:29:55    182s] n2648
[02/02 17:29:55    182s] n6604
[02/02 17:29:55    182s] ID_RF_registers_24__27_
[02/02 17:29:55    182s] n2647
[02/02 17:29:55    182s] n6603
[02/02 17:29:55    182s] ID_RF_registers_24__26_
[02/02 17:29:55    182s] n2646
[02/02 17:29:55    182s] n6602
[02/02 17:29:55    182s] ID_RF_registers_24__25_
[02/02 17:29:55    182s] n2645
[02/02 17:29:55    182s] n6601
[02/02 17:29:55    182s] ID_RF_registers_24__24_
[02/02 17:29:55    182s] instruction_ID_in[16]
[02/02 17:29:55    182s] r441_n28
[02/02 17:29:55    182s] n1214
[02/02 17:29:55    182s] n2555
[02/02 17:29:55    182s] n6504
[02/02 17:29:55    182s] ID_RF_registers_31__30_
[02/02 17:29:55    182s] instruction_ID_in[17]
[02/02 17:29:55    182s] r441_n29
[02/02 17:29:55    182s] n1213
[02/02 17:29:55    182s] n2554
[02/02 17:29:55    182s] n6503
[02/02 17:29:55    182s] ID_RF_registers_31__29_
[02/02 17:29:55    182s] instruction_ID_in[18]
[02/02 17:29:55    182s] r441_n30
[02/02 17:29:55    182s] n1212
[02/02 17:29:55    182s] n2553
[02/02 17:29:55    182s] n6502
[02/02 17:29:55    182s] ID_RF_registers_31__28_
[02/02 17:29:55    182s] instruction_ID_in[19]
[02/02 17:29:55    182s] r441_n32
[02/02 17:29:55    182s] n1211
[02/02 17:29:55    182s] n2552
[02/02 17:29:55    182s] n6501
[02/02 17:29:55    182s] ID_RF_registers_31__27_
[02/02 17:29:55    182s] instruction_ID_in[20]
[02/02 17:29:55    182s] r441_n33
[02/02 17:29:55    182s] n1210
[02/02 17:29:55    182s] n2551
[02/02 17:29:55    182s] n6500
[02/02 17:29:55    182s] ID_RF_registers_31__26_
[02/02 17:29:55    182s] ID_RF_registers_31__25_
[02/02 17:29:55    182s] ID_RF_registers_31__24_
[02/02 17:29:55    182s] ID_RF_registers_31__23_
[02/02 17:29:55    182s] ID_RF_registers_31__22_
[02/02 17:29:55    182s] ID_RF_registers_31__21_
[02/02 17:29:55    182s] ID_RF_registers_31__20_
[02/02 17:29:55    182s] ID_RF_registers_31__19_
[02/02 17:29:55    182s] n1202
[02/02 17:29:55    182s] n2543
[02/02 17:29:55    182s] n6492
[02/02 17:29:55    182s] ID_RF_registers_31__18_
[02/02 17:29:55    182s] n1201
[02/02 17:29:55    182s] n2542
[02/02 17:29:55    182s] n6491
[02/02 17:29:55    182s] ID_RF_registers_31__17_
[02/02 17:29:55    182s] n1200
[02/02 17:29:55    182s] n2541
[02/02 17:29:55    182s] n6490
[02/02 17:29:55    182s] ID_RF_registers_31__16_
[02/02 17:29:55    182s] n1199
[02/02 17:29:55    182s] n2540
[02/02 17:29:55    182s] n6489
[02/02 17:29:55    182s] ID_RF_registers_31__15_
[02/02 17:29:55    182s] n1198
[02/02 17:29:55    182s] n2539
[02/02 17:29:55    182s] n6488
[02/02 17:29:55    182s] ID_RF_registers_31__14_
[02/02 17:29:55    182s] n1197
[02/02 17:29:55    182s] n2538
[02/02 17:29:55    182s] n6487
[02/02 17:29:55    182s] ID_RF_registers_31__13_
[02/02 17:29:55    182s] n1196
[02/02 17:29:55    182s] n2537
[02/02 17:29:55    182s] n6486
[02/02 17:29:55    182s] ID_RF_registers_31__12_
[02/02 17:29:55    182s] r441_n52
[02/02 17:29:55    182s] n1195
[02/02 17:29:55    182s] n2536
[02/02 17:29:55    182s] n6485
[02/02 17:29:55    182s] ID_RF_registers_31__11_
[02/02 17:29:55    182s] r441_n53
[02/02 17:29:55    182s] n1194
[02/02 17:29:55    182s] n2535
[02/02 17:29:55    182s] n6484
[02/02 17:29:55    182s] ID_RF_registers_31__10_
[02/02 17:29:55    182s] r441_n54
[02/02 17:29:55    182s] n1193
[02/02 17:29:55    182s] n2534
[02/02 17:29:55    182s] n6483
[02/02 17:29:55    182s] ID_RF_registers_31__9_
[02/02 17:29:55    182s] r441_n55
[02/02 17:29:55    182s] n1192
[02/02 17:29:55    182s] n2533
[02/02 17:29:55    182s] n6482
[02/02 17:29:55    182s] ID_RF_registers_31__8_
[02/02 17:29:55    182s] r441_n56
[02/02 17:29:55    182s] n1191
[02/02 17:29:55    182s] n2532
[02/02 17:29:55    182s] n6481
[02/02 17:29:55    182s] ID_RF_registers_31__7_
[02/02 17:29:55    182s] r441_n57
[02/02 17:29:55    182s] n1190
[02/02 17:29:55    182s] n2531
[02/02 17:29:55    182s] n6480
[02/02 17:29:55    182s] ID_RF_registers_31__6_
[02/02 17:29:55    182s] r441_n58
[02/02 17:29:55    182s] n1189
[02/02 17:29:55    182s] n2530
[02/02 17:29:55    182s] n6479
[02/02 17:29:55    182s] ID_RF_registers_31__5_
[02/02 17:29:55    182s] r441_n59
[02/02 17:29:55    182s] n1188
[02/02 17:29:55    182s] n2529
[02/02 17:29:55    182s] n6478
[02/02 17:29:55    182s] ID_RF_registers_31__4_
[02/02 17:29:55    182s] r441_n60
[02/02 17:29:55    182s] n1187
[02/02 17:29:55    182s] n2528
[02/02 17:29:55    182s] n6477
[02/02 17:29:55    182s] ID_RF_registers_31__3_
[02/02 17:29:55    182s] r441_n61
[02/02 17:29:55    182s] n1186
[02/02 17:29:55    182s] n2527
[02/02 17:29:55    182s] n6476
[02/02 17:29:55    182s] ID_RF_registers_31__2_
[02/02 17:29:55    182s] r441_n62
[02/02 17:29:55    182s] n1185
[02/02 17:29:55    182s] n2526
[02/02 17:29:55    182s] n6475
[02/02 17:29:55    182s] ID_RF_registers_31__1_
[02/02 17:29:55    182s] r441_n63
[02/02 17:29:55    182s] n1184
[02/02 17:29:55    182s] n2525
[02/02 17:29:55    182s] n6474
[02/02 17:29:55    182s] ID_RF_registers_31__0_
[02/02 17:29:55    182s] r441_n64
[02/02 17:29:55    182s] n1183
[02/02 17:29:55    182s] n2524
[02/02 17:29:55    182s] n6473
[02/02 17:29:55    182s] ID_immediate_generator_N29
[02/02 17:29:55    182s] r441_n65
[02/02 17:29:55    182s] n1182
[02/02 17:29:55    182s] n2523
[02/02 17:29:55    182s] n6472
[02/02 17:29:55    182s] ID_immediate_generator_N30
[02/02 17:29:55    182s] r441_n66
[02/02 17:29:55    182s] n1181
[02/02 17:29:55    182s] n2522
[02/02 17:29:55    182s] n6471
[02/02 17:29:55    182s] ID_immediate_generator_N31
[02/02 17:29:55    182s] r441_n67
[02/02 17:29:55    182s] n1180
[02/02 17:29:55    182s] n2521
[02/02 17:29:55    182s] n6470
[02/02 17:29:55    182s] ID_immediate_generator_N32
[02/02 17:29:55    182s] r441_n68
[02/02 17:29:55    182s] n1179
[02/02 17:29:55    182s] n2520
[02/02 17:29:55    182s] n6469
[02/02 17:29:55    182s] ID_immediate_generator_N33
[02/02 17:29:55    182s] r441_n69
[02/02 17:29:55    182s] n1178
[02/02 17:29:55    182s] n2519
[02/02 17:29:55    182s] n6468
[02/02 17:29:55    182s] ID_immediate_generator_N34
[02/02 17:29:55    182s] r441_n70
[02/02 17:29:55    182s] n1177
[02/02 17:29:55    182s] n2518
[02/02 17:29:55    182s] n6467
[02/02 17:29:55    182s] ID_immediate_generator_N35
[02/02 17:29:55    182s] r441_n71
[02/02 17:29:55    182s] n1176
[02/02 17:29:55    182s] n2517
[02/02 17:29:55    182s] n6466
[02/02 17:29:55    182s] ID_immediate_generator_N36
[02/02 17:29:55    182s] r441_n72
[02/02 17:29:55    182s] n1175
[02/02 17:29:55    182s] n2516
[02/02 17:29:55    182s] n6465
[02/02 17:29:55    182s] ID_immediate_generator_N37
[02/02 17:29:55    182s] r441_n73
[02/02 17:29:55    182s] n1174
[02/02 17:29:55    182s] n2510
[02/02 17:29:55    182s] n6464
[02/02 17:29:55    182s] ID_immediate_generator_N38
[02/02 17:29:55    182s] r441_n74
[02/02 17:29:55    182s] n1173
[02/02 17:29:55    182s] n2509
[02/02 17:29:55    182s] n6463
[02/02 17:29:55    182s] ID_immediate_generator_N39
[02/02 17:29:55    182s] r441_n75
[02/02 17:29:55    182s] n1172
[02/02 17:29:55    182s] n2508
[02/02 17:29:55    182s] n6462
[02/02 17:29:55    182s] ID_immediate_generator_N40
[02/02 17:29:55    182s] r441_n76
[02/02 17:29:55    182s] n1171
[02/02 17:29:55    182s] n2507
[02/02 17:29:55    182s] n6461
[02/02 17:29:55    182s] ID_immediate_generator_N41
[02/02 17:29:55    182s] r441_n77
[02/02 17:29:55    182s] n1170
[02/02 17:29:55    182s] n2506
[02/02 17:29:55    182s] n6460
[02/02 17:29:55    182s] ID_immediate_generator_N42
[02/02 17:29:55    182s] r441_n78
[02/02 17:29:55    182s] n1169
[02/02 17:29:55    182s] n2505
[02/02 17:29:55    182s] n6459
[02/02 17:29:55    182s] ID_immediate_generator_N43
[02/02 17:29:55    182s] r441_n79
[02/02 17:29:55    182s] n1168
[02/02 17:29:55    182s] n2504
[02/02 17:29:55    182s] n6458
[02/02 17:29:55    182s] ID_immediate_generator_N44
[02/02 17:29:55    182s] r441_n80
[02/02 17:29:55    182s] n1167
[02/02 17:29:55    182s] n2503
[02/02 17:29:55    182s] n6457
[02/02 17:29:55    182s] ID_immediate_generator_N45
[02/02 17:29:55    182s] r441_n81
[02/02 17:29:55    182s] n1166
[02/02 17:29:55    182s] n2502
[02/02 17:29:55    182s] n6456
[02/02 17:29:55    182s] ID_immediate_generator_N46
[02/02 17:29:55    182s] r441_n82
[02/02 17:29:55    182s] n1165
[02/02 17:29:55    182s] n2501
[02/02 17:29:55    182s] n6455
[02/02 17:29:55    182s] ID_immediate_generator_N47
[02/02 17:29:55    182s] r441_n83
[02/02 17:29:55    182s] n1164
[02/02 17:29:55    182s] n2500
[02/02 17:29:55    182s] n6454
[02/02 17:29:55    182s] ID_immediate_generator_N48
[02/02 17:29:55    182s] r441_n84
[02/02 17:29:55    182s] n1163
[02/02 17:29:55    182s] n2499
[02/02 17:29:55    182s] n6453
[02/02 17:29:55    182s] ID_immediate_generator_N49
[02/02 17:29:55    182s] r441_n85
[02/02 17:29:55    182s] n1162
[02/02 17:29:55    182s] n2498
[02/02 17:29:55    182s] n6452
[02/02 17:29:55    182s] ID_immediate_generator_N50
[02/02 17:29:55    182s] r441_n86
[02/02 17:29:55    182s] n1161
[02/02 17:29:55    182s] n2497
[02/02 17:29:55    182s] n6451
[02/02 17:29:55    182s] ID_immediate_generator_N51
[02/02 17:29:55    182s] r441_n87
[02/02 17:29:55    182s] n1160
[02/02 17:29:55    182s] n2496
[02/02 17:29:55    182s] n6450
[02/02 17:29:55    182s] ID_immediate_generator_N52
[02/02 17:29:55    182s] r441_n88
[02/02 17:29:55    182s] n1159
[02/02 17:29:55    182s] n2495
[02/02 17:29:55    182s] n6449
[02/02 17:29:55    182s] ID_immediate_generator_N53
[02/02 17:29:55    182s] r441_n89
[02/02 17:29:55    182s] n1158
[02/02 17:29:55    182s] n2494
[02/02 17:29:55    182s] n6448
[02/02 17:29:55    182s] ID_immediate_generator_N54
[02/02 17:29:55    182s] r441_n90
[02/02 17:29:55    182s] n1157
[02/02 17:29:55    182s] n2493
[02/02 17:29:55    182s] n6447
[02/02 17:29:55    182s] ID_immediate_generator_N55
[02/02 17:29:55    182s] r441_n91
[02/02 17:29:55    182s] n1156
[02/02 17:29:55    182s] n2492
[02/02 17:29:55    182s] n6446
[02/02 17:29:55    182s] ID_immediate_generator_N56
[02/02 17:29:55    182s] r441_n92
[02/02 17:29:55    182s] n1155
[02/02 17:29:55    182s] n2491
[02/02 17:29:55    182s] n6445
[02/02 17:29:55    182s] ID_immediate_generator_N57
[02/02 17:29:55    182s] r441_n93
[02/02 17:29:55    182s] n1154
[02/02 17:29:55    182s] n2490
[02/02 17:29:55    182s] n6444
[02/02 17:29:55    182s] ID_immediate_generator_N58
[02/02 17:29:55    182s] r441_n94
[02/02 17:29:55    182s] n1153
[02/02 17:29:55    182s] n2489
[02/02 17:29:55    182s] n6443
[02/02 17:29:55    182s] ID_immediate_generator_N59
[02/02 17:29:55    182s] r441_n95
[02/02 17:29:55    182s] n1152
[02/02 17:29:55    182s] n2488
[02/02 17:29:55    182s] n6442
[02/02 17:29:55    182s] ID_immediate_generator_N60
[02/02 17:29:55    182s] r441_n96
[02/02 17:29:55    182s] n1151
[02/02 17:29:55    182s] n2487
[02/02 17:29:55    182s] n6441
[02/02 17:29:55    182s] z_MEM_in_s
[02/02 17:29:55    182s] r441_n97
[02/02 17:29:55    182s] n1150
[02/02 17:29:55    182s] n2486
[02/02 17:29:55    182s] n6440
[02/02 17:29:55    182s] M_MEM_in_s_0_
[02/02 17:29:55    182s] r441_n98
[02/02 17:29:55    182s] n1149
[02/02 17:29:55    182s] n2485
[02/02 17:29:55    182s] n6439
[02/02 17:29:55    182s] delayed_PC_src_s
[02/02 17:29:55    182s] r441_n99
[02/02 17:29:55    182s] n1148
[02/02 17:29:55    182s] n2484
[02/02 17:29:55    182s] n6438
[02/02 17:29:55    182s] n7439
[02/02 17:29:55    182s] r441_n100
[02/02 17:29:55    182s] n1147
[02/02 17:29:55    182s] n2483
[02/02 17:29:55    182s] n6437
[02/02 17:29:55    182s] n7438
[02/02 17:29:55    182s] r441_n101
[02/02 17:29:55    182s] n1146
[02/02 17:29:55    182s] n2482
[02/02 17:29:55    182s] n6436
[02/02 17:29:55    182s] n7436
[02/02 17:29:55    182s] r441_n103
[02/02 17:29:55    182s] n1145
[02/02 17:29:55    182s] n2481
[02/02 17:29:55    182s] n6435
[02/02 17:29:55    182s] n7435
[02/02 17:29:55    182s] r441_n104
[02/02 17:29:55    182s] n1144
[02/02 17:29:55    182s] n2480
[02/02 17:29:55    182s] n6434
[02/02 17:29:55    182s] n7434
[02/02 17:29:55    182s] r441_n105
[02/02 17:29:55    182s] n1143
[02/02 17:29:55    182s] n2479
[02/02 17:29:55    182s] n6433
[02/02 17:29:55    182s] FE_DBTN0_r441_n369
[02/02 17:29:55    182s] r441_n106
[02/02 17:29:55    182s] n1142
[02/02 17:29:55    182s] n2478
[02/02 17:29:55    182s] n6432
[02/02 17:29:55    182s] FE_DBTN1_EX_ALU_in1_s_2
[02/02 17:29:55    182s] r441_n107
[02/02 17:29:55    182s] n1141
[02/02 17:29:55    182s] n2477
[02/02 17:29:55    182s] n6431
[02/02 17:29:55    182s] FE_DBTN2_EX_ALU_in1_s_4
[02/02 17:29:55    182s] r441_n108
[02/02 17:29:55    182s] n1140
[02/02 17:29:55    182s] n2476
[02/02 17:29:55    182s] n6430
[02/02 17:29:55    182s] FE_DBTN3_EX_ALU_in1_s_6
[02/02 17:29:55    182s] r441_n109
[02/02 17:29:55    182s] n1139
[02/02 17:29:55    182s] n2475
[02/02 17:29:55    182s] n6429
[02/02 17:29:55    182s] FE_DBTN4_EX_ALU_in1_s_8
[02/02 17:29:55    182s] r441_n110
[02/02 17:29:55    182s] n1138
[02/02 17:29:55    182s] n2474
[02/02 17:29:55    182s] n6428
[02/02 17:29:55    182s] FE_DBTN5_EX_ALU_in1_s_10
[02/02 17:29:55    182s] r441_n111
[02/02 17:29:55    182s] n1137
[02/02 17:29:55    182s] n2473
[02/02 17:29:55    182s] n6427
[02/02 17:29:55    182s] FE_DBTN6_EX_ALU_in1_s_12
[02/02 17:29:55    182s] r441_n112
[02/02 17:29:55    182s] n1136
[02/02 17:29:55    182s] n2472
[02/02 17:29:55    182s] n6426
[02/02 17:29:55    182s] FE_DBTN7_EX_ALU_in1_s_14
[02/02 17:29:55    182s] r441_n114
[02/02 17:29:55    182s] n1135
[02/02 17:29:55    182s] n2471
[02/02 17:29:55    182s] n6425
[02/02 17:29:55    182s] FE_DBTN8_EX_ALU_in1_s_16
[02/02 17:29:55    182s] r441_n115
[02/02 17:29:55    182s] n1134
[02/02 17:29:55    182s] n2470
[02/02 17:29:55    182s] n6424
[02/02 17:29:55    182s] FE_DBTN9_EX_ALU_in1_s_18
[02/02 17:29:55    182s] r441_n116
[02/02 17:29:55    182s] n1133
[02/02 17:29:55    182s] n2469
[02/02 17:29:55    182s] n6423
[02/02 17:29:55    182s] FE_DBTN10_EX_ALU_in1_s_20
[02/02 17:29:55    182s] r441_n117
[02/02 17:29:55    182s] n1132
[02/02 17:29:55    182s] n2468
[02/02 17:29:55    182s] n6422
[02/02 17:29:55    182s] FE_DBTN11_EX_ALU_in1_s_22
[02/02 17:29:55    182s] r441_n118
[02/02 17:29:55    182s] n1131
[02/02 17:29:55    182s] n2467
[02/02 17:29:55    182s] n6421
[02/02 17:29:55    182s] FE_DBTN12_EX_ALU_in1_s_24
[02/02 17:29:55    182s] r441_n119
[02/02 17:29:55    182s] n1130
[02/02 17:29:55    182s] n2466
[02/02 17:29:55    182s] n6420
[02/02 17:29:55    182s] FE_DBTN13_EX_ALU_in1_s_26
[02/02 17:29:55    182s] r441_n120
[02/02 17:29:55    182s] n1129
[02/02 17:29:55    182s] n2465
[02/02 17:29:55    182s] n6418
[02/02 17:29:55    182s] FE_DBTN14_EX_ALU_in1_s_28
[02/02 17:29:55    182s] r441_n121
[02/02 17:29:55    182s] n1128
[02/02 17:29:55    182s] n2464
[02/02 17:29:55    182s] n6417
[02/02 17:29:55    182s] FE_DBTN15_EX_ALU_in1_s_30
[02/02 17:29:55    182s] r441_n122
[02/02 17:29:55    182s] n1127
[02/02 17:29:55    182s] n2463
[02/02 17:29:55    182s] n6416
[02/02 17:29:55    182s] FE_DBTN16_n5473
[02/02 17:29:55    182s] r441_n123
[02/02 17:29:55    182s] n1126
[02/02 17:29:55    182s] n2462
[02/02 17:29:55    182s] n6415
[02/02 17:29:55    182s] FE_DBTN17_n5352
[02/02 17:29:55    182s] r441_n124
[02/02 17:29:55    182s] n1125
[02/02 17:29:55    182s] n2461
[02/02 17:29:55    182s] n6414
[02/02 17:29:55    182s] FE_DBTN18_n5339
[02/02 17:29:55    182s] r441_n126
[02/02 17:29:55    182s] n1124
[02/02 17:29:55    182s] n2460
[02/02 17:29:55    182s] n6413
[02/02 17:29:55    182s] FE_DBTN19_n5333
[02/02 17:29:55    182s] r441_n127
[02/02 17:29:55    182s] n1123
[02/02 17:29:55    182s] n2459
[02/02 17:29:55    182s] n6412
[02/02 17:29:55    182s] FE_DBTN20_n5373
[02/02 17:29:55    182s] r441_n128
[02/02 17:29:55    182s] n1122
[02/02 17:29:55    182s] n2458
[02/02 17:29:55    182s] n6411
[02/02 17:29:55    182s] FE_DBTN21_n5322
[02/02 17:29:55    182s] r441_n129
[02/02 17:29:55    182s] n1121
[02/02 17:29:55    182s] n2457
[02/02 17:29:55    182s] n6410
[02/02 17:29:55    182s] FE_DBTN22_n5371
[02/02 17:29:55    182s] r441_n130
[02/02 17:29:55    182s] n1120
[02/02 17:29:55    182s] n2456
[02/02 17:29:55    182s] n6409
[02/02 17:29:55    182s] FE_DBTN23_n5119
[02/02 17:29:55    182s] r441_n131
[02/02 17:29:55    182s] n1119
[02/02 17:29:55    182s] n2455
[02/02 17:29:55    182s] n6408
[02/02 17:29:55    182s] FE_DBTN24_n5100
[02/02 17:29:55    182s] r441_n132
[02/02 17:29:55    182s] n1118
[02/02 17:29:55    182s] n2454
[02/02 17:29:55    182s] n6407
[02/02 17:29:55    182s] FE_DBTN25_sub_1_root_EX_ALUcomp_add_132_ni_B_18
[02/02 17:29:55    182s] r441_n133
[02/02 17:29:55    182s] n1117
[02/02 17:29:55    182s] n2453
[02/02 17:29:55    182s] n6406
[02/02 17:29:55    182s] FE_DBTN26_sub_1_root_EX_ALUcomp_add_132_ni_B_9
[02/02 17:29:55    182s] r441_n134
[02/02 17:29:55    182s] n1116
[02/02 17:29:55    182s] n2452
[02/02 17:29:55    182s] n6405
[02/02 17:29:55    182s] FE_DBTN27_sub_1_root_EX_ALUcomp_add_132_ni_B_8
[02/02 17:29:55    182s] FE_DBTN28_sub_1_root_EX_ALUcomp_add_132_ni_B_30
[02/02 17:29:55    182s] FE_DBTN29_sub_1_root_EX_ALUcomp_add_132_ni_B_29
[02/02 17:29:55    182s] FE_DBTN30_sub_1_root_EX_ALUcomp_add_132_ni_B_28
[02/02 17:29:55    182s] FE_DBTN31_sub_1_root_EX_ALUcomp_add_132_ni_B_27
[02/02 17:29:55    182s] FE_DBTN32_sub_1_root_EX_ALUcomp_add_132_ni_B_26
[02/02 17:29:55    182s] FE_DBTN33_n5310
[02/02 17:29:55    182s] FE_DBTN34_sub_1_root_EX_ALUcomp_add_132_ni_B_22
[02/02 17:29:55    182s] n1108
[02/02 17:29:55    182s] n2444
[02/02 17:29:55    182s] n6397
[02/02 17:29:55    182s] FE_DBTN35_n4714
[02/02 17:29:55    182s] n1107
[02/02 17:29:55    182s] n2443
[02/02 17:29:55    182s] n6396
[02/02 17:29:55    182s] FE_DBTN36_sub_1_root_EX_ALUcomp_add_132_ni_B_20
[02/02 17:29:55    182s] n1106
[02/02 17:29:55    182s] n2442
[02/02 17:29:55    182s] n6395
[02/02 17:29:55    182s] FE_DBTN37_sub_1_root_EX_ALUcomp_add_132_ni_B_17
[02/02 17:29:55    182s] n1105
[02/02 17:29:55    182s] n2441
[02/02 17:29:55    182s] n6394
[02/02 17:29:55    182s] FE_DBTN38_n5334
[02/02 17:29:55    182s] n1104
[02/02 17:29:55    182s] n2440
[02/02 17:29:55    182s] n6393
[02/02 17:29:55    182s] FE_DBTN39_sub_1_root_EX_ALUcomp_add_132_ni_B_14
[02/02 17:29:55    182s] n1103
[02/02 17:29:55    182s] n2439
[02/02 17:29:55    182s] n6392
[02/02 17:29:55    182s] FE_DBTN40_n4700
[02/02 17:29:55    182s] n1102
[02/02 17:29:55    182s] n2438
[02/02 17:29:55    182s] n6391
[02/02 17:29:55    182s] FE_DBTN41_sub_1_root_EX_ALUcomp_add_132_ni_B_10
[02/02 17:29:55    182s] r441_n150
[02/02 17:29:55    182s] n1101
[02/02 17:29:55    182s] n2437
[02/02 17:29:55    182s] n6390
[02/02 17:29:55    182s] FE_DBTN42_sub_1_root_EX_ALUcomp_add_132_ni_B_7
[02/02 17:29:55    182s] r441_n151
[02/02 17:29:55    182s] n1100
[02/02 17:29:55    182s] n2436
[02/02 17:29:55    182s] n6389
[02/02 17:29:55    182s] FE_DBTN43_n5644
[02/02 17:29:55    182s] r441_n152
[02/02 17:29:55    182s] n1099
[02/02 17:29:55    182s] n2435
[02/02 17:29:55    182s] n6388
[02/02 17:29:55    182s] FE_DBTN44_sub_1_root_EX_ALUcomp_add_132_ni_B_4
[02/02 17:29:55    182s] r441_n153
[02/02 17:29:55    182s] n1098
[02/02 17:29:55    182s] n2434
[02/02 17:29:55    182s] n6387
[02/02 17:29:55    182s] FE_DBTN45_n2981
[02/02 17:29:55    182s] r441_n154
[02/02 17:29:55    182s] n1097
[02/02 17:29:55    182s] n2433
[02/02 17:29:55    182s] n6386
[02/02 17:29:55    182s] FE_DBTN46_n2973
[02/02 17:29:55    182s] r441_n155
[02/02 17:29:55    182s] n1096
[02/02 17:29:55    182s] n2432
[02/02 17:29:55    182s] n6385
[02/02 17:29:55    182s] FE_DBTN47_EX_ALUcomp_N151
[02/02 17:29:55    182s] r441_n156
[02/02 17:29:55    182s] n1095
[02/02 17:29:55    182s] n2431
[02/02 17:29:55    182s] n6384
[02/02 17:29:55    182s] FE_DBTN48_n5176
[02/02 17:29:55    182s] r441_n157
[02/02 17:29:55    182s] n1094
[02/02 17:29:55    182s] n2430
[02/02 17:29:55    182s] n6383
[02/02 17:29:55    182s] FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n158
[02/02 17:29:55    182s] n1093
[02/02 17:29:55    182s] n2429
[02/02 17:29:55    182s] n6382
[02/02 17:29:55    182s] FE_DBTN50_n7438
[02/02 17:29:55    182s] r441_n159
[02/02 17:29:55    182s] n1092
[02/02 17:29:55    182s] n2428
[02/02 17:29:55    182s] n6381
[02/02 17:29:55    182s] FE_OFN1_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n160
[02/02 17:29:55    182s] n1091
[02/02 17:29:55    182s] n2427
[02/02 17:29:55    182s] n6380
[02/02 17:29:55    182s] FE_OFN2_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n161
[02/02 17:29:55    182s] n1090
[02/02 17:29:55    182s] n2426
[02/02 17:29:55    182s] n6379
[02/02 17:29:55    182s] FE_OFN3_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n162
[02/02 17:29:55    182s] n1089
[02/02 17:29:55    182s] n2425
[02/02 17:29:55    182s] n6378
[02/02 17:29:55    182s] FE_OFN4_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n163
[02/02 17:29:55    182s] n1088
[02/02 17:29:55    182s] n2424
[02/02 17:29:55    182s] n6377
[02/02 17:29:55    182s] FE_OFN5_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n164
[02/02 17:29:55    182s] n1087
[02/02 17:29:55    182s] n2423
[02/02 17:29:55    182s] n6376
[02/02 17:29:55    182s] FE_OFN6_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n165
[02/02 17:29:55    182s] n1086
[02/02 17:29:55    182s] n2422
[02/02 17:29:55    182s] n6375
[02/02 17:29:55    182s] FE_OFN7_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n166
[02/02 17:29:55    182s] n1085
[02/02 17:29:55    182s] n2421
[02/02 17:29:55    182s] n6374
[02/02 17:29:55    182s] FE_OFN8_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n167
[02/02 17:29:55    182s] n1084
[02/02 17:29:55    182s] n2420
[02/02 17:29:55    182s] n6373
[02/02 17:29:55    182s] FE_OFN9_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n168
[02/02 17:29:55    182s] n1083
[02/02 17:29:55    182s] n2419
[02/02 17:29:55    182s] n6372
[02/02 17:29:55    182s] FE_OFN10_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n170
[02/02 17:29:55    182s] n1082
[02/02 17:29:55    182s] n2418
[02/02 17:29:55    182s] n6371
[02/02 17:29:55    182s] FE_OFN11_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n171
[02/02 17:29:55    182s] n1081
[02/02 17:29:55    182s] n2417
[02/02 17:29:55    182s] n6370
[02/02 17:29:55    182s] FE_OFN12_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n172
[02/02 17:29:55    182s] n1080
[02/02 17:29:55    182s] n2416
[02/02 17:29:55    182s] n6369
[02/02 17:29:55    182s] FE_OFN14_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n173
[02/02 17:29:55    182s] n1079
[02/02 17:29:55    182s] n2415
[02/02 17:29:55    182s] n6368
[02/02 17:29:55    182s] FE_OFN15_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n174
[02/02 17:29:55    182s] n1078
[02/02 17:29:55    182s] n2414
[02/02 17:29:55    182s] n6367
[02/02 17:29:55    182s] FE_OFN16_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n175
[02/02 17:29:55    182s] n1077
[02/02 17:29:55    182s] n2413
[02/02 17:29:55    182s] n6366
[02/02 17:29:55    182s] FE_OFN17_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n176
[02/02 17:29:55    182s] n1076
[02/02 17:29:55    182s] n2412
[02/02 17:29:55    182s] n6365
[02/02 17:29:55    182s] FE_OFN18_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n177
[02/02 17:29:55    182s] n1075
[02/02 17:29:55    182s] n2411
[02/02 17:29:55    182s] n6364
[02/02 17:29:55    182s] FE_OFN19_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n178
[02/02 17:29:55    182s] n1074
[02/02 17:29:55    182s] n2410
[02/02 17:29:55    182s] n6363
[02/02 17:29:55    182s] FE_OFN20_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n179
[02/02 17:29:55    182s] n1073
[02/02 17:29:55    182s] n2409
[02/02 17:29:55    182s] n6362
[02/02 17:29:55    182s] FE_OFN21_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n180
[02/02 17:29:55    182s] n1072
[02/02 17:29:55    182s] n2408
[02/02 17:29:55    182s] n6361
[02/02 17:29:55    182s] FE_OFN22_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n181
[02/02 17:29:55    182s] n1071
[02/02 17:29:55    182s] n2402
[02/02 17:29:55    182s] n6360
[02/02 17:29:55    182s] FE_OFN23_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n182
[02/02 17:29:55    182s] n1070
[02/02 17:29:55    182s] n2401
[02/02 17:29:55    182s] n6359
[02/02 17:29:55    182s] FE_OFN24_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n183
[02/02 17:29:55    182s] n1069
[02/02 17:29:55    182s] n2400
[02/02 17:29:55    182s] n6358
[02/02 17:29:55    182s] FE_OFN25_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n184
[02/02 17:29:55    182s] n1068
[02/02 17:29:55    182s] n2399
[02/02 17:29:55    182s] n6357
[02/02 17:29:55    182s] FE_OFN26_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n185
[02/02 17:29:55    182s] n1067
[02/02 17:29:55    182s] n2398
[02/02 17:29:55    182s] n6356
[02/02 17:29:55    182s] FE_OFN27_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n187
[02/02 17:29:55    182s] n1066
[02/02 17:29:55    182s] n2397
[02/02 17:29:55    182s] n6355
[02/02 17:29:55    182s] FE_OFN28_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n188
[02/02 17:29:55    182s] n1065
[02/02 17:29:55    182s] n2396
[02/02 17:29:55    182s] n6354
[02/02 17:29:55    182s] FE_OFN29_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n190
[02/02 17:29:55    182s] n207
[02/02 17:29:55    182s] n2395
[02/02 17:29:55    182s] n6353
[02/02 17:29:55    182s] FE_OFN30_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n192
[02/02 17:29:55    182s] n205
[02/02 17:29:55    182s] n2394
[02/02 17:29:55    182s] n6352
[02/02 17:29:55    182s] FE_OFN31_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n194
[02/02 17:29:55    182s] n203
[02/02 17:29:55    182s] n2393
[02/02 17:29:55    182s] n6351
[02/02 17:29:55    182s] FE_OFN32_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n195
[02/02 17:29:55    182s] n201
[02/02 17:29:55    182s] n2392
[02/02 17:29:55    182s] n6350
[02/02 17:29:55    182s] FE_OFN33_FE_DBTN49_rst
[02/02 17:29:55    182s] r441_n196
[02/02 17:29:55    182s] n199
[02/02 17:29:55    182s] n2391
[02/02 17:29:55    182s] n6349
[02/02 17:29:55    182s] FE_OFN34_n6529
[02/02 17:29:55    182s] r441_n197
[02/02 17:29:55    182s] n197
[02/02 17:29:55    182s] n2390
[02/02 17:29:55    182s] n6348
[02/02 17:29:55    182s] FE_OFN35_n6531
[02/02 17:29:55    182s] r441_n198
[02/02 17:29:55    182s] n195
[02/02 17:29:55    182s] n2384
[02/02 17:29:55    182s] n6347
[02/02 17:29:55    182s] FE_OFN36_n5474
[02/02 17:29:55    182s] r441_n199
[02/02 17:29:55    182s] n193
[02/02 17:29:55    182s] n2383
[02/02 17:29:55    182s] n6346
[02/02 17:29:55    182s] FE_OFN37_n5475
[02/02 17:29:55    182s] r441_n200
[02/02 17:29:55    182s] n191
[02/02 17:29:55    182s] n2382
[02/02 17:29:55    182s] n6345
[02/02 17:29:55    182s] FE_OFN38_n6342
[02/02 17:29:55    182s] r441_n202
[02/02 17:29:55    182s] n189
[02/02 17:29:55    182s] n2381
[02/02 17:29:55    182s] n6344
[02/02 17:29:55    182s] FE_OFN39_PCSrc_MEM_out
[02/02 17:29:55    182s] r441_n203
[02/02 17:29:55    182s] n187
[02/02 17:29:55    182s] n2380
[02/02 17:29:55    182s] n6343
[02/02 17:29:55    182s] FE_OFN45_n5415
[02/02 17:29:55    182s] r441_n204
[02/02 17:29:55    182s] n185
[02/02 17:29:55    182s] n2379
[02/02 17:29:55    182s] n6342
[02/02 17:29:55    182s] FE_OFN46_n5416
[02/02 17:29:55    182s] r441_n205
[02/02 17:29:55    182s] n183
[02/02 17:29:55    182s] n2378
[02/02 17:29:55    182s] n6341
[02/02 17:29:55    182s] FE_OFN47_n4745
[02/02 17:29:55    182s] r441_n207
[02/02 17:29:55    182s] n181
[02/02 17:29:55    182s] n2377
[02/02 17:29:55    182s] n6340
[02/02 17:29:55    182s] FE_OFN48_n4740
[02/02 17:29:55    182s] r441_n209
[02/02 17:29:55    182s] n179
[02/02 17:29:55    182s] n2376
[02/02 17:29:55    182s] n6339
[02/02 17:29:55    182s] FE_OFN49_n5473
[02/02 17:29:55    182s] r441_n210
[02/02 17:29:55    182s] n177
[02/02 17:29:55    182s] n2375
[02/02 17:29:55    182s] n6338
[02/02 17:29:55    182s] FE_OFN50_n5473
[02/02 17:29:55    182s] r441_n211
[02/02 17:29:55    182s] n175
[02/02 17:29:55    182s] n2374
[02/02 17:29:55    182s] n6337
[02/02 17:29:55    182s] FE_OFN51_n5473
[02/02 17:29:55    182s] r441_n212
[02/02 17:29:55    182s] n173
[02/02 17:29:55    182s] n2373
[02/02 17:29:55    182s] n6336
[02/02 17:29:55    182s] FE_OFN52_n5473
[02/02 17:29:55    182s] r441_n213
[02/02 17:29:55    182s] n171
[02/02 17:29:55    182s] n2372
[02/02 17:29:55    182s] n6335
[02/02 17:29:55    182s] FE_OFN53_n5473
[02/02 17:29:55    182s] r441_n214
[02/02 17:29:55    182s] n169
[02/02 17:29:55    182s] n2366
[02/02 17:29:55    182s] n6334
[02/02 17:29:55    182s] FE_OFN54_n5473
[02/02 17:29:55    182s] r441_n215
[02/02 17:29:55    182s] n167
[02/02 17:29:55    182s] n2365
[02/02 17:29:55    182s] n6333
[02/02 17:29:55    182s] FE_OFN55_n5473
[02/02 17:29:55    182s] r441_n216
[02/02 17:29:55    182s] n165
[02/02 17:29:55    182s] n2364
[02/02 17:29:55    182s] n6332
[02/02 17:29:55    182s] FE_OFN56_sub_1_root_EX_ALUcomp_add_132_ni_B_22
[02/02 17:29:55    182s] ALUout_EX_out[17]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n185
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n336
[02/02 17:29:55    182s] ALUout_EX_out[30]
[02/02 17:29:55    182s] n1279
[02/02 17:29:55    182s] ALUout_EX_out[24]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n220
[02/02 17:29:55    182s] n1272
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n350
[02/02 17:29:55    182s] Read_data_WB_in[3]
[02/02 17:29:55    182s] n2634
[02/02 17:29:55    182s] n6590
[02/02 17:29:55    182s] ID_RF_registers_24__13_
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n183
[02/02 17:29:55    182s] ALUout_EX_out[15]
[02/02 17:29:55    182s] n1294
[02/02 17:29:55    182s] ALUout_EX_out[9]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n174
[02/02 17:29:55    182s] n1287
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n216
[02/02 17:29:55    182s] ALUout_EX_out[22]
[02/02 17:29:55    182s] n3081
[02/02 17:29:55    182s] n6952
[02/02 17:29:55    182s] ID_RF_registers_7__23_
[02/02 17:29:55    182s] r441_n389
[02/02 17:29:55    182s] n129
[02/02 17:29:55    182s] n2342
[02/02 17:29:55    182s] n6315
[02/02 17:29:55    182s] FE_OFN73_n5141
[02/02 17:29:55    182s] ALUout_EX_out[18]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n186
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n337
[02/02 17:29:55    182s] ALUout_EX_out[31]
[02/02 17:29:55    182s] n1278
[02/02 17:29:55    182s] ALUout_EX_out[25]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n222
[02/02 17:29:55    182s] n1271
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n351
[02/02 17:29:55    182s] Read_data_WB_in[4]
[02/02 17:29:55    182s] n2633
[02/02 17:29:55    182s] n6589
[02/02 17:29:55    182s] ID_RF_registers_24__12_
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n184
[02/02 17:29:55    182s] ALUout_EX_out[16]
[02/02 17:29:55    182s] n1293
[02/02 17:29:55    182s] ALUout_EX_out[10]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n176
[02/02 17:29:55    182s] n1286
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n217
[02/02 17:29:55    182s] ALUout_EX_out[23]
[02/02 17:29:55    182s] n3080
[02/02 17:29:55    182s] n6951
[02/02 17:29:55    182s] ID_RF_registers_7__22_
[02/02 17:29:55    182s] r441_n390
[02/02 17:29:55    182s] n127
[02/02 17:29:55    182s] n2341
[02/02 17:29:55    182s] n6314
[02/02 17:29:55    182s] FE_OFN74_n1684
[02/02 17:29:55    182s] ALUout_EX_out[19]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n188
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n338
[02/02 17:29:55    182s] PCSrc_MEM_out
[02/02 17:29:55    182s] n1277
[02/02 17:29:55    182s] ALUout_EX_out[26]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n223
[02/02 17:29:55    182s] n1270
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n352
[02/02 17:29:55    182s] Read_data_WB_in[5]
[02/02 17:29:55    182s] n2632
[02/02 17:29:55    182s] n6588
[02/02 17:29:55    182s] ID_RF_registers_24__11_
[02/02 17:29:55    182s] n1292
[02/02 17:29:55    182s] ALUout_EX_out[11]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n179
[02/02 17:29:55    182s] n1285
[02/02 17:29:55    182s] n3079
[02/02 17:29:55    182s] n6950
[02/02 17:29:55    182s] ID_RF_registers_7__21_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1310
[02/02 17:29:55    182s] n125
[02/02 17:29:55    182s] n2340
[02/02 17:29:55    182s] n6313
[02/02 17:29:55    182s] FE_OFN75_n2316
[02/02 17:29:55    182s] ALUout_EX_out[20]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n190
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n339
[02/02 17:29:55    182s] PCWrite_IF_ID_Write
[02/02 17:29:55    182s] n1276
[02/02 17:29:55    182s] ALUout_EX_out[27]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n329
[02/02 17:29:55    182s] n1269
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n353
[02/02 17:29:55    182s] Read_data_WB_in[6]
[02/02 17:29:55    182s] n2631
[02/02 17:29:55    182s] n6586
[02/02 17:29:55    182s] ID_RF_registers_24__10_
[02/02 17:29:55    182s] n1291
[02/02 17:29:55    182s] ALUout_EX_out[12]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n180
[02/02 17:29:55    182s] n1284
[02/02 17:29:55    182s] n3078
[02/02 17:29:55    182s] n6949
[02/02 17:29:55    182s] ID_RF_registers_7__20_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1311
[02/02 17:29:55    182s] n123
[02/02 17:29:55    182s] n2339
[02/02 17:29:55    182s] n6312
[02/02 17:29:55    182s] FE_OFN76_n1685
[02/02 17:29:55    182s] ALUout_EX_out[21]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n191
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n343
[02/02 17:29:55    182s] Read_data_WB_in[0]
[02/02 17:29:55    182s] n1275
[02/02 17:29:55    182s] ALUout_EX_out[28]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n331
[02/02 17:29:55    182s] n1268
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n354
[02/02 17:29:55    182s] Read_data_WB_in[7]
[02/02 17:29:55    182s] n2630
[02/02 17:29:55    182s] n6585
[02/02 17:29:55    182s] ID_RF_registers_24__9_
[02/02 17:29:55    182s] n1290
[02/02 17:29:55    182s] ALUout_EX_out[13]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n181
[02/02 17:29:55    182s] n1283
[02/02 17:29:55    182s] n3077
[02/02 17:29:55    182s] n6948
[02/02 17:29:55    182s] ID_RF_registers_7__19_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1321
[02/02 17:29:55    182s] n121
[02/02 17:29:55    182s] n2338
[02/02 17:29:55    182s] n6311
[02/02 17:29:55    182s] FE_OFN77_n2317
[02/02 17:29:55    182s] n2887
[02/02 17:29:55    182s] n6874
[02/02 17:29:55    182s] ID_RF_registers_9__10_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1417
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N13
[02/02 17:29:55    182s] n2248
[02/02 17:29:55    182s] n6238
[02/02 17:29:55    182s] ALU_bypass_EX_out[16]
[02/02 17:29:55    182s] n2886
[02/02 17:29:55    182s] n6873
[02/02 17:29:55    182s] ID_RF_registers_9__9_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1418
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N14
[02/02 17:29:55    182s] n2247
[02/02 17:29:55    182s] n6237
[02/02 17:29:55    182s] ALU_bypass_EX_out[17]
[02/02 17:29:55    182s] n2885
[02/02 17:29:55    182s] n6872
[02/02 17:29:55    182s] ID_RF_registers_9__8_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1419
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N15
[02/02 17:29:55    182s] n2246
[02/02 17:29:55    182s] n6236
[02/02 17:29:55    182s] ALU_bypass_EX_out[18]
[02/02 17:29:55    182s] n2884
[02/02 17:29:55    182s] n6871
[02/02 17:29:55    182s] ID_RF_registers_9__7_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1420
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N16
[02/02 17:29:55    182s] n2238
[02/02 17:29:55    182s] n6235
[02/02 17:29:55    182s] ALU_bypass_EX_out[19]
[02/02 17:29:55    182s] n2883
[02/02 17:29:55    182s] n6870
[02/02 17:29:55    182s] ID_RF_registers_9__6_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1421
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N17
[02/02 17:29:55    182s] n2237
[02/02 17:29:55    182s] n6234
[02/02 17:29:55    182s] ALU_bypass_EX_out[20]
[02/02 17:29:55    182s] n2882
[02/02 17:29:55    182s] n6869
[02/02 17:29:55    182s] ID_RF_registers_9__5_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1422
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N18
[02/02 17:29:55    182s] n2236
[02/02 17:29:55    182s] n6233
[02/02 17:29:55    182s] ALU_bypass_EX_out[21]
[02/02 17:29:55    182s] n2881
[02/02 17:29:55    182s] n6868
[02/02 17:29:55    182s] ID_RF_registers_9__4_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1423
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N19
[02/02 17:29:55    182s] n2235
[02/02 17:29:55    182s] n6232
[02/02 17:29:55    182s] ALU_bypass_EX_out[22]
[02/02 17:29:55    182s] n2880
[02/02 17:29:55    182s] n6867
[02/02 17:29:55    182s] ID_RF_registers_9__3_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1424
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N20
[02/02 17:29:55    182s] n2234
[02/02 17:29:55    182s] n6231
[02/02 17:29:55    182s] ALU_bypass_EX_out[23]
[02/02 17:29:55    182s] n2879
[02/02 17:29:55    182s] n6866
[02/02 17:29:55    182s] ID_RF_registers_9__2_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1425
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N21
[02/02 17:29:55    182s] n2233
[02/02 17:29:55    182s] n6230
[02/02 17:29:55    182s] ALU_bypass_EX_out[24]
[02/02 17:29:55    182s] n2878
[02/02 17:29:55    182s] n6865
[02/02 17:29:55    182s] ID_RF_registers_9__1_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1426
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N22
[02/02 17:29:55    182s] n2232
[02/02 17:29:55    182s] n6229
[02/02 17:29:55    182s] ALU_bypass_EX_out[25]
[02/02 17:29:55    182s] n2870
[02/02 17:29:55    182s] n6864
[02/02 17:29:55    182s] ID_RF_registers_9__0_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1427
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N23
[02/02 17:29:55    182s] n2231
[02/02 17:29:55    182s] n6228
[02/02 17:29:55    182s] ALU_bypass_EX_out[26]
[02/02 17:29:55    182s] n2869
[02/02 17:29:55    182s] n6863
[02/02 17:29:55    182s] ID_RF_registers_14__31_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1428
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N24
[02/02 17:29:55    182s] n2230
[02/02 17:29:55    182s] n6227
[02/02 17:29:55    182s] ALU_bypass_EX_out[27]
[02/02 17:29:55    182s] n2868
[02/02 17:29:55    182s] n6862
[02/02 17:29:55    182s] ID_RF_registers_14__30_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1429
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N25
[02/02 17:29:55    182s] n2229
[02/02 17:29:55    182s] n6226
[02/02 17:29:55    182s] ALU_bypass_EX_out[28]
[02/02 17:29:55    182s] n2867
[02/02 17:29:55    182s] n6861
[02/02 17:29:55    182s] ID_RF_registers_14__29_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1430
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N26
[02/02 17:29:55    182s] n2228
[02/02 17:29:55    182s] n6225
[02/02 17:29:55    182s] ALU_bypass_EX_out[29]
[02/02 17:29:55    182s] instruction_ID_in[0]
[02/02 17:29:55    182s] r441_n8
[02/02 17:29:55    182s] n1230
[02/02 17:29:55    182s] r441_n24
[02/02 17:29:55    182s] instruction_ID_in[13]
[02/02 17:29:55    182s] Read_data_WB_in[25]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n394
[02/02 17:29:55    182s] r441_n16
[02/02 17:29:55    182s] instruction_ID_in[6]
[02/02 17:29:55    182s] n1237
[02/02 17:29:55    182s] n2578
[02/02 17:29:55    182s] n6527
[02/02 17:29:55    182s] ID_RF_registers_30__21_
[02/02 17:29:55    182s] instruction_ID_in[7]
[02/02 17:29:55    182s] r441_n17
[02/02 17:29:55    182s] n1223
[02/02 17:29:55    182s] instruction_ID_in[14]
[02/02 17:29:55    182s] r441_n25
[02/02 17:29:55    182s] n1216
[02/02 17:29:55    182s] instruction_ID_in[15]
[02/02 17:29:55    182s] r441_n26
[02/02 17:29:55    182s] n1215
[02/02 17:29:55    182s] instruction_ID_in[8]
[02/02 17:29:55    182s] r441_n19
[02/02 17:29:55    182s] n1222
[02/02 17:29:55    182s] n2563
[02/02 17:29:55    182s] n6512
[02/02 17:29:55    182s] ID_RF_registers_30__6_
[02/02 17:29:55    182s] n2866
[02/02 17:29:55    182s] n6860
[02/02 17:29:55    182s] ID_RF_registers_14__28_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1431
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N27
[02/02 17:29:55    182s] n2227
[02/02 17:29:55    182s] n6224
[02/02 17:29:55    182s] ALU_bypass_EX_out[30]
[02/02 17:29:55    182s] instruction_ID_in[1]
[02/02 17:29:55    182s] r441_n10
[02/02 17:29:55    182s] n1229
[02/02 17:29:55    182s] Read_data_WB_in[26]
[02/02 17:29:55    182s] r441_n2
[02/02 17:29:55    182s] n1236
[02/02 17:29:55    182s] n2577
[02/02 17:29:55    182s] n6526
[02/02 17:29:55    182s] ID_RF_registers_30__20_
[02/02 17:29:55    182s] instruction_ID_in[9]
[02/02 17:29:55    182s] r441_n20
[02/02 17:29:55    182s] n1221
[02/02 17:29:55    182s] n2562
[02/02 17:29:55    182s] n6511
[02/02 17:29:55    182s] ID_RF_registers_30__5_
[02/02 17:29:55    182s] n2865
[02/02 17:29:55    182s] n6859
[02/02 17:29:55    182s] ID_RF_registers_14__27_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1432
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N28
[02/02 17:29:55    182s] n2226
[02/02 17:29:55    182s] n6223
[02/02 17:29:55    182s] ALU_bypass_EX_out[31]
[02/02 17:29:55    182s] instruction_ID_in[2]
[02/02 17:29:55    182s] r441_n11
[02/02 17:29:55    182s] n1228
[02/02 17:29:55    182s] Read_data_WB_in[27]
[02/02 17:29:55    182s] r441_n3
[02/02 17:29:55    182s] n1235
[02/02 17:29:55    182s] n2576
[02/02 17:29:55    182s] n6525
[02/02 17:29:55    182s] ID_RF_registers_30__19_
[02/02 17:29:55    182s] instruction_ID_in[10]
[02/02 17:29:55    182s] r441_n21
[02/02 17:29:55    182s] n1220
[02/02 17:29:55    182s] n2561
[02/02 17:29:55    182s] n6510
[02/02 17:29:55    182s] ID_RF_registers_30__4_
[02/02 17:29:55    182s] n2864
[02/02 17:29:55    182s] n6858
[02/02 17:29:55    182s] ID_RF_registers_14__26_
[02/02 17:29:55    182s] n7431
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N29
[02/02 17:29:55    182s] n2220
[02/02 17:29:55    182s] n6222
[02/02 17:29:55    182s] ALUout_EX_out[0]
[02/02 17:29:55    182s] instruction_ID_in[3]
[02/02 17:29:55    182s] r441_n12
[02/02 17:29:55    182s] n1227
[02/02 17:29:55    182s] Read_data_WB_in[28]
[02/02 17:29:55    182s] r441_n4
[02/02 17:29:55    182s] n1234
[02/02 17:29:55    182s] n2575
[02/02 17:29:55    182s] n6524
[02/02 17:29:55    182s] ID_RF_registers_30__18_
[02/02 17:29:55    182s] instruction_ID_in[11]
[02/02 17:29:55    182s] r441_n22
[02/02 17:29:55    182s] n1219
[02/02 17:29:55    182s] n2560
[02/02 17:29:55    182s] n6509
[02/02 17:29:55    182s] ID_RF_registers_30__3_
[02/02 17:29:55    182s] n2863
[02/02 17:29:55    182s] n6857
[02/02 17:29:55    182s] ID_RF_registers_14__25_
[02/02 17:29:55    182s] n7430
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N30
[02/02 17:29:55    182s] n2219
[02/02 17:29:55    182s] n6221
[02/02 17:29:55    182s] ALUout_EX_out[1]
[02/02 17:29:55    182s] instruction_ID_in[4]
[02/02 17:29:55    182s] r441_n13
[02/02 17:29:55    182s] n1226
[02/02 17:29:55    182s] Read_data_WB_in[29]
[02/02 17:29:55    182s] r441_n5
[02/02 17:29:55    182s] n1233
[02/02 17:29:55    182s] n2574
[02/02 17:29:55    182s] n6523
[02/02 17:29:55    182s] ID_RF_registers_30__17_
[02/02 17:29:55    182s] instruction_ID_in[12]
[02/02 17:29:55    182s] r441_n23
[02/02 17:29:55    182s] n1218
[02/02 17:29:55    182s] n2559
[02/02 17:29:55    182s] n6508
[02/02 17:29:55    182s] ID_RF_registers_30__2_
[02/02 17:29:55    182s] n2862
[02/02 17:29:55    182s] n6856
[02/02 17:29:55    182s] ID_RF_registers_14__24_
[02/02 17:29:55    182s] n7429
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N31
[02/02 17:29:55    182s] n2218
[02/02 17:29:55    182s] n6220
[02/02 17:29:55    182s] ALUout_EX_out[2]
[02/02 17:29:55    182s] r441_n326
[02/02 17:29:55    182s] n163
[02/02 17:29:55    182s] n2363
[02/02 17:29:55    182s] n6331
[02/02 17:29:55    182s] FE_OFN57_sub_1_root_EX_ALUcomp_add_132_ni_B_20
[02/02 17:29:55    182s] ALUout_EX_out[6]
[02/02 17:29:55    182s] r441_n333
[02/02 17:29:55    182s] n161
[02/02 17:29:55    182s] n2362
[02/02 17:29:55    182s] n6330
[02/02 17:29:55    182s] FE_OFN58_n6741
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n170
[02/02 17:29:55    182s] ALUout_EX_out[7]
[02/02 17:29:55    182s] r441_n334
[02/02 17:29:55    182s] n159
[02/02 17:29:55    182s] n2361
[02/02 17:29:55    182s] n6329
[02/02 17:29:55    182s] FE_OFN59_n1688
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n172
[02/02 17:29:55    182s] ALUout_EX_out[8]
[02/02 17:29:55    182s] r441_n337
[02/02 17:29:55    182s] n157
[02/02 17:29:55    182s] n2360
[02/02 17:29:55    182s] n6328
[02/02 17:29:55    182s] FE_OFN60_n1683
[02/02 17:29:55    182s] r441_n354
[02/02 17:29:55    182s] n155
[02/02 17:29:55    182s] n2359
[02/02 17:29:55    182s] n6327
[02/02 17:29:55    182s] FE_OFN61_EX_ALU_in1_s_3
[02/02 17:29:55    182s] n3116
[02/02 17:29:55    182s] n6963
[02/02 17:29:55    182s] ID_RF_registers_6__2_
[02/02 17:29:55    182s] r441_n355
[02/02 17:29:55    182s] n153
[02/02 17:29:55    182s] n2358
[02/02 17:29:55    182s] n6326
[02/02 17:29:55    182s] FE_OFN62_EX_ALU_in1_s_15
[02/02 17:29:55    182s] n3115
[02/02 17:29:55    182s] n6962
[02/02 17:29:55    182s] ID_RF_registers_6__1_
[02/02 17:29:55    182s] r441_n359
[02/02 17:29:55    182s] n151
[02/02 17:29:55    182s] n2357
[02/02 17:29:55    182s] n6325
[02/02 17:29:55    182s] FE_OFN63_EX_ALU_in1_s_5
[02/02 17:29:55    182s] n1289
[02/02 17:29:55    182s] ALUout_EX_out[14]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n182
[02/02 17:29:55    182s] n1282
[02/02 17:29:55    182s] ID_RF_registers_24__23_
[02/02 17:29:55    182s] n3114
[02/02 17:29:55    182s] n6961
[02/02 17:29:55    182s] ID_RF_registers_6__0_
[02/02 17:29:55    182s] r441_n370
[02/02 17:29:55    182s] n149
[02/02 17:29:55    182s] n2356
[02/02 17:29:55    182s] n6324
[02/02 17:29:55    182s] FE_OFN64_EX_ALU_in1_s_13
[02/02 17:29:55    182s] n1288
[02/02 17:29:55    182s] n1281
[02/02 17:29:55    182s] ID_RF_registers_24__22_
[02/02 17:29:55    182s] n1296
[02/02 17:29:55    182s] n3113
[02/02 17:29:55    182s] n6960
[02/02 17:29:55    182s] ID_RF_registers_7__31_
[02/02 17:29:55    182s] r441_n372
[02/02 17:29:55    182s] n147
[02/02 17:29:55    182s] n2355
[02/02 17:29:55    182s] n6323
[02/02 17:29:55    182s] FE_OFN65_EX_ALU_in1_s_27
[02/02 17:29:55    182s] n1280
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n332
[02/02 17:29:55    182s] ALUout_EX_out[29]
[02/02 17:29:55    182s] ID_RF_registers_24__21_
[02/02 17:29:55    182s] n1295
[02/02 17:29:55    182s] n3112
[02/02 17:29:55    182s] n6959
[02/02 17:29:55    182s] ID_RF_registers_7__30_
[02/02 17:29:55    182s] r441_n378
[02/02 17:29:55    182s] n145
[02/02 17:29:55    182s] n2354
[02/02 17:29:55    182s] n6322
[02/02 17:29:55    182s] FE_OFN66_EX_ALU_in1_s_22
[02/02 17:29:55    182s] ID_RF_registers_24__20_
[02/02 17:29:55    182s] n3111
[02/02 17:29:55    182s] n6958
[02/02 17:29:55    182s] ID_RF_registers_7__29_
[02/02 17:29:55    182s] r441_n382
[02/02 17:29:55    182s] n143
[02/02 17:29:55    182s] n2348
[02/02 17:29:55    182s] n6321
[02/02 17:29:55    182s] FE_OFN67_n6861
[02/02 17:29:55    182s] ID_RF_registers_24__19_
[02/02 17:29:55    182s] n3110
[02/02 17:29:55    182s] n6957
[02/02 17:29:55    182s] ID_RF_registers_7__28_
[02/02 17:29:55    182s] r441_n384
[02/02 17:29:55    182s] n141
[02/02 17:29:55    182s] n2347
[02/02 17:29:55    182s] n6320
[02/02 17:29:55    182s] FE_OFN68_n6869
[02/02 17:29:55    182s] ID_RF_registers_24__18_
[02/02 17:29:55    182s] n3109
[02/02 17:29:55    182s] n6956
[02/02 17:29:55    182s] ID_RF_registers_7__27_
[02/02 17:29:55    182s] r441_n385
[02/02 17:29:55    182s] n139
[02/02 17:29:55    182s] n2346
[02/02 17:29:55    182s] n6319
[02/02 17:29:55    182s] FE_OFN69_n2320
[02/02 17:29:55    182s] ID_RF_registers_24__17_
[02/02 17:29:55    182s] n3108
[02/02 17:29:55    182s] n6955
[02/02 17:29:55    182s] ID_RF_registers_7__26_
[02/02 17:29:55    182s] r441_n386
[02/02 17:29:55    182s] n135
[02/02 17:29:55    182s] n2345
[02/02 17:29:55    182s] n6318
[02/02 17:29:55    182s] FE_OFN70_n2312
[02/02 17:29:55    182s] n2637
[02/02 17:29:55    182s] n6593
[02/02 17:29:55    182s] ID_RF_registers_24__16_
[02/02 17:29:55    182s] n3107
[02/02 17:29:55    182s] n6954
[02/02 17:29:55    182s] ID_RF_registers_7__25_
[02/02 17:29:55    182s] r441_n387
[02/02 17:29:55    182s] n133
[02/02 17:29:55    182s] n2344
[02/02 17:29:55    182s] n6317
[02/02 17:29:55    182s] FE_OFN71_n2315
[02/02 17:29:55    182s] n1274
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n347
[02/02 17:29:55    182s] Read_data_WB_in[1]
[02/02 17:29:55    182s] n2636
[02/02 17:29:55    182s] n6592
[02/02 17:29:55    182s] ID_RF_registers_24__15_
[02/02 17:29:55    182s] n3082
[02/02 17:29:55    182s] n6953
[02/02 17:29:55    182s] ID_RF_registers_7__24_
[02/02 17:29:55    182s] r441_n388
[02/02 17:29:55    182s] n131
[02/02 17:29:55    182s] n2343
[02/02 17:29:55    182s] n6316
[02/02 17:29:55    182s] FE_OFN72_n1680
[02/02 17:29:55    182s] n1273
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n348
[02/02 17:29:55    182s] Read_data_WB_in[2]
[02/02 17:29:55    182s] n2635
[02/02 17:29:55    182s] n6591
[02/02 17:29:55    182s] ID_RF_registers_24__14_
[02/02 17:29:55    182s] n1267
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n361
[02/02 17:29:55    182s] Read_data_WB_in[8]
[02/02 17:29:55    182s] n2629
[02/02 17:29:55    182s] n6584
[02/02 17:29:55    182s] ID_RF_registers_24__8_
[02/02 17:29:55    182s] Read_data_WB_in[22]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n391
[02/02 17:29:55    182s] n1240
[02/02 17:29:55    182s] n2595
[02/02 17:29:55    182s] n6546
[02/02 17:29:55    182s] ID_RF_registers_25__6_
[02/02 17:29:55    182s] n2610
[02/02 17:29:55    182s] n6563
[02/02 17:29:55    182s] ID_RF_registers_25__21_
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n389
[02/02 17:29:55    182s] Read_data_WB_in[20]
[02/02 17:29:55    182s] n1255
[02/02 17:29:55    182s] Read_data_WB_in[14]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n378
[02/02 17:29:55    182s] n1248
[02/02 17:29:55    182s] FE_OFN78_n2325
[02/02 17:29:55    182s] n1266
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n368
[02/02 17:29:55    182s] Read_data_WB_in[9]
[02/02 17:29:55    182s] n2628
[02/02 17:29:55    182s] n6583
[02/02 17:29:55    182s] ID_RF_registers_24__7_
[02/02 17:29:55    182s] Read_data_WB_in[23]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n392
[02/02 17:29:55    182s] n1239
[02/02 17:29:55    182s] Read_data_WB_in[30]
[02/02 17:29:55    182s] r441_n6
[02/02 17:29:55    182s] n1232
[02/02 17:29:55    182s] n2594
[02/02 17:29:55    182s] n6544
[02/02 17:29:55    182s] ID_RF_registers_25__5_
[02/02 17:29:55    182s] n2609
[02/02 17:29:55    182s] n6562
[02/02 17:29:55    182s] ID_RF_registers_25__20_
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n390
[02/02 17:29:55    182s] Read_data_WB_in[21]
[02/02 17:29:55    182s] n1254
[02/02 17:29:55    182s] Read_data_WB_in[15]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n379
[02/02 17:29:55    182s] n1247
[02/02 17:29:55    182s] ID_RF_registers_7__17_
[02/02 17:29:55    182s] FE_OFN79_n2324
[02/02 17:29:55    182s] n1265
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n374
[02/02 17:29:55    182s] Read_data_WB_in[10]
[02/02 17:29:55    182s] n2627
[02/02 17:29:55    182s] n6582
[02/02 17:29:55    182s] ID_RF_registers_24__6_
[02/02 17:29:55    182s] Read_data_WB_in[24]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n393
[02/02 17:29:55    182s] r441_n14
[02/02 17:29:55    182s] instruction_ID_in[5]
[02/02 17:29:55    182s] n1238
[02/02 17:29:55    182s] Read_data_WB_in[31]
[02/02 17:29:55    182s] r441_n7
[02/02 17:29:55    182s] n1231
[02/02 17:29:55    182s] n2593
[02/02 17:29:55    182s] n6543
[02/02 17:29:55    182s] ID_RF_registers_25__4_
[02/02 17:29:55    182s] n2608
[02/02 17:29:55    182s] n6561
[02/02 17:29:55    182s] ID_RF_registers_25__19_
[02/02 17:29:55    182s] n1253
[02/02 17:29:55    182s] Read_data_WB_in[16]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n381
[02/02 17:29:55    182s] n1246
[02/02 17:29:55    182s] ID_RF_registers_7__16_
[02/02 17:29:55    182s] FE_OFN80_EX_ALU_in1_s_24
[02/02 17:29:55    182s] n1264
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n375
[02/02 17:29:55    182s] Read_data_WB_in[11]
[02/02 17:29:55    182s] n2626
[02/02 17:29:55    182s] n6581
[02/02 17:29:55    182s] ID_RF_registers_24__5_
[02/02 17:29:55    182s] n2592
[02/02 17:29:55    182s] n6542
[02/02 17:29:55    182s] ID_RF_registers_25__3_
[02/02 17:29:55    182s] n2607
[02/02 17:29:55    182s] n6560
[02/02 17:29:55    182s] ID_RF_registers_25__18_
[02/02 17:29:55    182s] n1252
[02/02 17:29:55    182s] Read_data_WB_in[17]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n383
[02/02 17:29:55    182s] n1245
[02/02 17:29:55    182s] ID_RF_registers_7__15_
[02/02 17:29:55    182s] FE_OFN81_n1692
[02/02 17:29:55    182s] n1263
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n376
[02/02 17:29:55    182s] Read_data_WB_in[12]
[02/02 17:29:55    182s] n2625
[02/02 17:29:55    182s] n6580
[02/02 17:29:55    182s] ID_RF_registers_24__4_
[02/02 17:29:55    182s] n2591
[02/02 17:29:55    182s] n6540
[02/02 17:29:55    182s] ID_RF_registers_25__2_
[02/02 17:29:55    182s] n2606
[02/02 17:29:55    182s] n6559
[02/02 17:29:55    182s] ID_RF_registers_25__17_
[02/02 17:29:55    182s] n1251
[02/02 17:29:55    182s] Read_data_WB_in[18]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n384
[02/02 17:29:55    182s] n1244
[02/02 17:29:55    182s] ID_RF_registers_7__14_
[02/02 17:29:55    182s] FE_OFN82_n2322
[02/02 17:29:55    182s] n1262
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n377
[02/02 17:29:55    182s] Read_data_WB_in[13]
[02/02 17:29:55    182s] n2624
[02/02 17:29:55    182s] n6578
[02/02 17:29:55    182s] ID_RF_registers_24__3_
[02/02 17:29:55    182s] n2590
[02/02 17:29:55    182s] n6539
[02/02 17:29:55    182s] ID_RF_registers_25__1_
[02/02 17:29:55    182s] n2605
[02/02 17:29:55    182s] n6557
[02/02 17:29:55    182s] ID_RF_registers_25__16_
[02/02 17:29:55    182s] n1250
[02/02 17:29:55    182s] Read_data_WB_in[19]
[02/02 17:29:55    182s] EX_ALUcomp_sub_90_n385
[02/02 17:29:55    182s] n1243
[02/02 17:29:55    182s] ID_RF_registers_7__13_
[02/02 17:29:55    182s] FE_OFN83_n2321
[02/02 17:29:55    182s] n1261
[02/02 17:29:55    182s] n2623
[02/02 17:29:55    182s] n6577
[02/02 17:29:55    182s] ID_RF_registers_24__2_
[02/02 17:29:55    182s] n2589
[02/02 17:29:55    182s] n6538
[02/02 17:29:55    182s] ID_RF_registers_25__0_
[02/02 17:29:55    182s] n2604
[02/02 17:29:55    182s] n6556
[02/02 17:29:55    182s] ID_RF_registers_25__15_
[02/02 17:29:55    182s] n1249
[02/02 17:29:55    182s] n1242
[02/02 17:29:55    182s] ID_RF_registers_7__12_
[02/02 17:29:55    182s] FE_OFN84_n1693
[02/02 17:29:55    182s] n1260
[02/02 17:29:55    182s] n2622
[02/02 17:29:55    182s] n6576
[02/02 17:29:55    182s] ID_RF_registers_24__1_
[02/02 17:29:55    182s] n2588
[02/02 17:29:55    182s] n6537
[02/02 17:29:55    182s] ID_RF_registers_30__31_
[02/02 17:29:55    182s] n2603
[02/02 17:29:55    182s] n6555
[02/02 17:29:55    182s] ID_RF_registers_25__14_
[02/02 17:29:55    182s] n1241
[02/02 17:29:55    182s] ID_RF_registers_7__11_
[02/02 17:29:55    182s] n105
[02/02 17:29:55    182s] n2325
[02/02 17:29:55    182s] n6303
[02/02 17:29:55    182s] FE_OFN85_n1690
[02/02 17:29:55    182s] n1259
[02/02 17:29:55    182s] n2621
[02/02 17:29:55    182s] n6575
[02/02 17:29:55    182s] ID_RF_registers_24__0_
[02/02 17:29:55    182s] n1225
[02/02 17:29:55    182s] n2587
[02/02 17:29:55    182s] n6536
[02/02 17:29:55    182s] ID_RF_registers_30__30_
[02/02 17:29:55    182s] n2602
[02/02 17:29:55    182s] n6554
[02/02 17:29:55    182s] ID_RF_registers_25__13_
[02/02 17:29:55    182s] n3042
[02/02 17:29:55    182s] n6939
[02/02 17:29:55    182s] ID_RF_registers_7__10_
[02/02 17:29:55    182s] n103
[02/02 17:29:55    182s] n2324
[02/02 17:29:55    182s] n6302
[02/02 17:29:55    182s] FE_RN_0_0
[02/02 17:29:55    182s] n1258
[02/02 17:29:55    182s] n2620
[02/02 17:29:55    182s] n6574
[02/02 17:29:55    182s] ID_RF_registers_25__31_
[02/02 17:29:55    182s] n1224
[02/02 17:29:55    182s] n2586
[02/02 17:29:55    182s] n6535
[02/02 17:29:55    182s] ID_RF_registers_30__29_
[02/02 17:29:55    182s] n2601
[02/02 17:29:55    182s] n6553
[02/02 17:29:55    182s] ID_RF_registers_25__12_
[02/02 17:29:55    182s] n3041
[02/02 17:29:55    182s] n6938
[02/02 17:29:55    182s] ID_RF_registers_7__9_
[02/02 17:29:55    182s] n101
[02/02 17:29:55    182s] n2323
[02/02 17:29:55    182s] n6301
[02/02 17:29:55    182s] FE_RN_1_0
[02/02 17:29:55    182s] n1257
[02/02 17:29:55    182s] n2619
[02/02 17:29:55    182s] n6573
[02/02 17:29:55    182s] ID_RF_registers_25__30_
[02/02 17:29:55    182s] n2585
[02/02 17:29:55    182s] n6534
[02/02 17:29:55    182s] ID_RF_registers_30__28_
[02/02 17:29:55    182s] n2600
[02/02 17:29:55    182s] n6551
[02/02 17:29:55    182s] ID_RF_registers_25__11_
[02/02 17:29:55    182s] n3040
[02/02 17:29:55    182s] n6937
[02/02 17:29:55    182s] ID_RF_registers_7__8_
[02/02 17:29:55    182s] n99
[02/02 17:29:55    182s] n2322
[02/02 17:29:55    182s] n6300
[02/02 17:29:55    182s] FE_OFN86_n6342
[02/02 17:29:55    182s] n1256
[02/02 17:29:55    182s] n2618
[02/02 17:29:55    182s] n6572
[02/02 17:29:55    182s] ID_RF_registers_25__29_
[02/02 17:29:55    182s] n2584
[02/02 17:29:55    182s] n6533
[02/02 17:29:55    182s] ID_RF_registers_30__27_
[02/02 17:29:55    182s] n2599
[02/02 17:29:55    182s] n6550
[02/02 17:29:55    182s] ID_RF_registers_25__10_
[02/02 17:29:55    182s] n3039
[02/02 17:29:55    182s] n6936
[02/02 17:29:55    182s] ID_RF_registers_7__7_
[02/02 17:29:55    182s] n97
[02/02 17:29:55    182s] n2321
[02/02 17:29:55    182s] n6299
[02/02 17:29:55    182s] FE_PHN86_n5294
[02/02 17:29:55    182s] n2617
[02/02 17:29:55    182s] n6571
[02/02 17:29:55    182s] ID_RF_registers_25__28_
[02/02 17:29:55    182s] n2583
[02/02 17:29:55    182s] n6532
[02/02 17:29:55    182s] ID_RF_registers_30__26_
[02/02 17:29:55    182s] n2598
[02/02 17:29:55    182s] n6549
[02/02 17:29:55    182s] ID_RF_registers_25__9_
[02/02 17:29:55    182s] n3038
[02/02 17:29:55    182s] n6935
[02/02 17:29:55    182s] ID_RF_registers_7__6_
[02/02 17:29:55    182s] n95
[02/02 17:29:55    182s] n2320
[02/02 17:29:55    182s] n6298
[02/02 17:29:55    182s] FE_PHN87_ALU_backward_MEM_out_s_28
[02/02 17:29:55    182s] n2616
[02/02 17:29:55    182s] n6569
[02/02 17:29:55    182s] ID_RF_registers_25__27_
[02/02 17:29:55    182s] n2582
[02/02 17:29:55    182s] n6531
[02/02 17:29:55    182s] ID_RF_registers_30__25_
[02/02 17:29:55    182s] n2597
[02/02 17:29:55    182s] n6548
[02/02 17:29:55    182s] ID_RF_registers_25__8_
[02/02 17:29:55    182s] n3037
[02/02 17:29:55    182s] n6934
[02/02 17:29:55    182s] ID_RF_registers_7__5_
[02/02 17:29:55    182s] n93
[02/02 17:29:55    182s] n2319
[02/02 17:29:55    182s] n6297
[02/02 17:29:55    182s] FE_PHN88_ALU_backward_MEM_out_s_27
[02/02 17:29:55    182s] n2615
[02/02 17:29:55    182s] n6568
[02/02 17:29:55    182s] ID_RF_registers_25__26_
[02/02 17:29:55    182s] n2581
[02/02 17:29:55    182s] n6530
[02/02 17:29:55    182s] ID_RF_registers_30__24_
[02/02 17:29:55    182s] n2596
[02/02 17:29:55    182s] n6547
[02/02 17:29:55    182s] ID_RF_registers_25__7_
[02/02 17:29:55    182s] n3036
[02/02 17:29:55    182s] n6933
[02/02 17:29:55    182s] ID_RF_registers_7__4_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1359
[02/02 17:29:55    182s] n91
[02/02 17:29:55    182s] n2318
[02/02 17:29:55    182s] n6296
[02/02 17:29:55    182s] FE_PHN89_ALU_backward_MEM_out_s_2
[02/02 17:29:55    182s] n2614
[02/02 17:29:55    182s] n6567
[02/02 17:29:55    182s] ID_RF_registers_25__25_
[02/02 17:29:55    182s] n2580
[02/02 17:29:55    182s] n6529
[02/02 17:29:55    182s] ID_RF_registers_30__23_
[02/02 17:29:55    182s] n3035
[02/02 17:29:55    182s] n6932
[02/02 17:29:55    182s] ID_RF_registers_7__3_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1360
[02/02 17:29:55    182s] n89
[02/02 17:29:55    182s] n2317
[02/02 17:29:55    182s] n6295
[02/02 17:29:55    182s] FE_PHN90_ALU_backward_MEM_out_s_3
[02/02 17:29:55    182s] n2613
[02/02 17:29:55    182s] n6566
[02/02 17:29:55    182s] ID_RF_registers_25__24_
[02/02 17:29:55    182s] n2573
[02/02 17:29:55    182s] n6522
[02/02 17:29:55    182s] ID_RF_registers_30__16_
[02/02 17:29:55    182s] n1217
[02/02 17:29:55    182s] n2558
[02/02 17:29:55    182s] n6507
[02/02 17:29:55    182s] ID_RF_registers_30__1_
[02/02 17:29:55    182s] n2861
[02/02 17:29:55    182s] n6855
[02/02 17:29:55    182s] ID_RF_registers_14__23_
[02/02 17:29:55    182s] n7428
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N32
[02/02 17:29:55    182s] n2217
[02/02 17:29:55    182s] n6219
[02/02 17:29:55    182s] ALUout_EX_out[3]
[02/02 17:29:55    182s] n2579
[02/02 17:29:55    182s] n6528
[02/02 17:29:55    182s] ID_RF_registers_30__22_
[02/02 17:29:55    182s] n2987
[02/02 17:29:55    182s] n6931
[02/02 17:29:55    182s] ID_RF_registers_7__2_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1361
[02/02 17:29:55    182s] n87
[02/02 17:29:55    182s] n2316
[02/02 17:29:55    182s] n6294
[02/02 17:29:55    182s] FE_PHN91_ALU_backward_MEM_out_s_4
[02/02 17:29:55    182s] n2612
[02/02 17:29:55    182s] n6565
[02/02 17:29:55    182s] ID_RF_registers_25__23_
[02/02 17:29:55    182s] n2572
[02/02 17:29:55    182s] n6521
[02/02 17:29:55    182s] ID_RF_registers_30__15_
[02/02 17:29:55    182s] n2557
[02/02 17:29:55    182s] n6506
[02/02 17:29:55    182s] ID_RF_registers_30__0_
[02/02 17:29:55    182s] n2860
[02/02 17:29:55    182s] n6854
[02/02 17:29:55    182s] ID_RF_registers_14__22_
[02/02 17:29:55    182s] n7427
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N33
[02/02 17:29:55    182s] n2216
[02/02 17:29:55    182s] n6218
[02/02 17:29:55    182s] ALUout_EX_out[4]
[02/02 17:29:55    182s] n2986
[02/02 17:29:55    182s] n6930
[02/02 17:29:55    182s] ID_RF_registers_7__1_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1362
[02/02 17:29:55    182s] n85
[02/02 17:29:55    182s] n2315
[02/02 17:29:55    182s] n6293
[02/02 17:29:55    182s] FE_PHN92_ALU_backward_MEM_out_s_26
[02/02 17:29:55    182s] n2611
[02/02 17:29:55    182s] n6564
[02/02 17:29:55    182s] ID_RF_registers_25__22_
[02/02 17:29:55    182s] n2556
[02/02 17:29:55    182s] n6505
[02/02 17:29:55    182s] ID_RF_registers_31__31_
[02/02 17:29:55    182s] n2859
[02/02 17:29:55    182s] n6853
[02/02 17:29:55    182s] ID_RF_registers_14__21_
[02/02 17:29:55    182s] n7426
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N34
[02/02 17:29:55    182s] n2215
[02/02 17:29:55    182s] n6217
[02/02 17:29:55    182s] ALUout_EX_out[5]
[02/02 17:29:55    182s] n2985
[02/02 17:29:55    182s] n6929
[02/02 17:29:55    182s] ID_RF_registers_7__0_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1363
[02/02 17:29:55    182s] n83
[02/02 17:29:55    182s] n2314
[02/02 17:29:55    182s] n6292
[02/02 17:29:55    182s] FE_PHN93_ALU_backward_MEM_out_s_7
[02/02 17:29:55    182s] n2984
[02/02 17:29:55    182s] n6928
[02/02 17:29:55    182s] ID_RF_registers_8__31_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1364
[02/02 17:29:55    182s] n81
[02/02 17:29:55    182s] n2313
[02/02 17:29:55    182s] n6291
[02/02 17:29:55    182s] FE_PHN94_ALU_backward_MEM_out_s_5
[02/02 17:29:55    182s] n2983
[02/02 17:29:55    182s] n6927
[02/02 17:29:55    182s] ID_RF_registers_8__30_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1365
[02/02 17:29:55    182s] reg_rd_EX_MEM_N3
[02/02 17:29:55    182s] n2312
[02/02 17:29:55    182s] n6290
[02/02 17:29:55    182s] FE_PHN95_ALU_backward_MEM_out_s_25
[02/02 17:29:55    182s] n2982
[02/02 17:29:55    182s] n6926
[02/02 17:29:55    182s] ID_RF_registers_8__29_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1366
[02/02 17:29:55    182s] reg_rd_EX_MEM_N4
[02/02 17:29:55    182s] n2311
[02/02 17:29:55    182s] n6289
[02/02 17:29:55    182s] FE_PHN96_ALU_backward_MEM_out_s_12
[02/02 17:29:55    182s] n2981
[02/02 17:29:55    182s] n6925
[02/02 17:29:55    182s] ID_RF_registers_8__28_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1367
[02/02 17:29:55    182s] reg_rd_EX_MEM_N5
[02/02 17:29:55    182s] n2310
[02/02 17:29:55    182s] n6288
[02/02 17:29:55    182s] mux_IF_out[0]
[02/02 17:29:55    182s] n2980
[02/02 17:29:55    182s] n6924
[02/02 17:29:55    182s] ID_RF_registers_8__27_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1368
[02/02 17:29:55    182s] reg_rd_EX_MEM_N6
[02/02 17:29:55    182s] n2309
[02/02 17:29:55    182s] n6287
[02/02 17:29:55    182s] mux_IF_out[1]
[02/02 17:29:55    182s] n2571
[02/02 17:29:55    182s] n6520
[02/02 17:29:55    182s] ID_RF_registers_30__14_
[02/02 17:29:55    182s] n2979
[02/02 17:29:55    182s] n6923
[02/02 17:29:55    182s] ID_RF_registers_8__26_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1369
[02/02 17:29:55    182s] reg_rd_EX_MEM_N7
[02/02 17:29:55    182s] n2308
[02/02 17:29:55    182s] n6286
[02/02 17:29:55    182s] mux_IF_out[2]
[02/02 17:29:55    182s] n2570
[02/02 17:29:55    182s] n6519
[02/02 17:29:55    182s] ID_RF_registers_30__13_
[02/02 17:29:55    182s] n2978
[02/02 17:29:55    182s] n6922
[02/02 17:29:55    182s] ID_RF_registers_8__25_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1370
[02/02 17:29:55    182s] reg_rd_ID_EX_N3
[02/02 17:29:55    182s] n2307
[02/02 17:29:55    182s] n6285
[02/02 17:29:55    182s] mux_IF_out[3]
[02/02 17:29:55    182s] n2569
[02/02 17:29:55    182s] n6518
[02/02 17:29:55    182s] ID_RF_registers_30__12_
[02/02 17:29:55    182s] n2977
[02/02 17:29:55    182s] n6921
[02/02 17:29:55    182s] ID_RF_registers_8__24_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1371
[02/02 17:29:55    182s] reg_rd_ID_EX_N4
[02/02 17:29:55    182s] n2306
[02/02 17:29:55    182s] n6284
[02/02 17:29:55    182s] mux_IF_out[4]
[02/02 17:29:55    182s] n2568
[02/02 17:29:55    182s] n6517
[02/02 17:29:55    182s] ID_RF_registers_30__11_
[02/02 17:29:55    182s] n2976
[02/02 17:29:55    182s] n6920
[02/02 17:29:55    182s] ID_RF_registers_8__23_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1372
[02/02 17:29:55    182s] reg_rd_ID_EX_N5
[02/02 17:29:55    182s] n2305
[02/02 17:29:55    182s] n6283
[02/02 17:29:55    182s] mux_IF_out[5]
[02/02 17:29:55    182s] n2567
[02/02 17:29:55    182s] n6516
[02/02 17:29:55    182s] ID_RF_registers_30__10_
[02/02 17:29:55    182s] n2975
[02/02 17:29:55    182s] n6919
[02/02 17:29:55    182s] ID_RF_registers_8__22_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1373
[02/02 17:29:55    182s] reg_rd_ID_EX_N6
[02/02 17:29:55    182s] n2304
[02/02 17:29:55    182s] n6282
[02/02 17:29:55    182s] mux_IF_out[6]
[02/02 17:29:55    182s] n2566
[02/02 17:29:55    182s] n6515
[02/02 17:29:55    182s] ID_RF_registers_30__9_
[02/02 17:29:55    182s] n2974
[02/02 17:29:55    182s] n6918
[02/02 17:29:55    182s] ID_RF_registers_8__21_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1374
[02/02 17:29:55    182s] reg_rd_ID_EX_N7
[02/02 17:29:55    182s] n2303
[02/02 17:29:55    182s] n6281
[02/02 17:29:55    182s] mux_IF_out[7]
[02/02 17:29:55    182s] n2565
[02/02 17:29:55    182s] n6514
[02/02 17:29:55    182s] ID_RF_registers_30__8_
[02/02 17:29:55    182s] n2973
[02/02 17:29:55    182s] n6917
[02/02 17:29:55    182s] ID_RF_registers_8__20_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1375
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N3
[02/02 17:29:55    182s] n2302
[02/02 17:29:55    182s] n6280
[02/02 17:29:55    182s] mux_IF_out[8]
[02/02 17:29:55    182s] n2564
[02/02 17:29:55    182s] n6513
[02/02 17:29:55    182s] ID_RF_registers_30__7_
[02/02 17:29:55    182s] n2972
[02/02 17:29:55    182s] n6916
[02/02 17:29:55    182s] ID_RF_registers_8__19_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1376
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N4
[02/02 17:29:55    182s] n2301
[02/02 17:29:55    182s] n6279
[02/02 17:29:55    182s] mux_IF_out[9]
[02/02 17:29:55    182s] n2971
[02/02 17:29:55    182s] n6915
[02/02 17:29:55    182s] ID_RF_registers_8__18_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1377
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N5
[02/02 17:29:55    182s] n2300
[02/02 17:29:55    182s] n6278
[02/02 17:29:55    182s] mux_IF_out[10]
[02/02 17:29:55    182s] n2970
[02/02 17:29:55    182s] n6914
[02/02 17:29:55    182s] ID_RF_registers_8__17_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1378
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N6
[02/02 17:29:55    182s] n2299
[02/02 17:29:55    182s] n6277
[02/02 17:29:55    182s] mux_IF_out[11]
[02/02 17:29:55    182s] n2969
[02/02 17:29:55    182s] n6913
[02/02 17:29:55    182s] ID_RF_registers_8__16_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1379
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N7
[02/02 17:29:55    182s] n2298
[02/02 17:29:55    182s] n6276
[02/02 17:29:55    182s] mux_IF_out[12]
[02/02 17:29:55    182s] n2966
[02/02 17:29:55    182s] n6912
[02/02 17:29:55    182s] ID_RF_registers_8__15_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1380
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N8
[02/02 17:29:55    182s] n2297
[02/02 17:29:55    182s] n6275
[02/02 17:29:55    182s] mux_IF_out[13]
[02/02 17:29:55    182s] n2933
[02/02 17:29:55    182s] n6911
[02/02 17:29:55    182s] ID_RF_registers_8__14_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1381
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N9
[02/02 17:29:55    182s] n2296
[02/02 17:29:55    182s] n6274
[02/02 17:29:55    182s] mux_IF_out[14]
[02/02 17:29:55    182s] n2932
[02/02 17:29:55    182s] n6910
[02/02 17:29:55    182s] ID_RF_registers_8__13_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1382
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N10
[02/02 17:29:55    182s] n2295
[02/02 17:29:55    182s] n6273
[02/02 17:29:55    182s] mux_IF_out[15]
[02/02 17:29:55    182s] n2931
[02/02 17:29:55    182s] n6909
[02/02 17:29:55    182s] ID_RF_registers_8__12_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1383
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N11
[02/02 17:29:55    182s] n2294
[02/02 17:29:55    182s] n6272
[02/02 17:29:55    182s] mux_IF_out[16]
[02/02 17:29:55    182s] n2930
[02/02 17:29:55    182s] n6908
[02/02 17:29:55    182s] ID_RF_registers_8__11_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1384
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N12
[02/02 17:29:55    182s] n2293
[02/02 17:29:55    182s] n6271
[02/02 17:29:55    182s] mux_IF_out[17]
[02/02 17:29:55    182s] n2928
[02/02 17:29:55    182s] n6907
[02/02 17:29:55    182s] ID_RF_registers_8__10_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1385
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N13
[02/02 17:29:55    182s] n2292
[02/02 17:29:55    182s] n6270
[02/02 17:29:55    182s] mux_IF_out[18]
[02/02 17:29:55    182s] n2927
[02/02 17:29:55    182s] n6906
[02/02 17:29:55    182s] ID_RF_registers_8__9_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1386
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N14
[02/02 17:29:55    182s] n2291
[02/02 17:29:55    182s] n6269
[02/02 17:29:55    182s] mux_IF_out[19]
[02/02 17:29:55    182s] n2926
[02/02 17:29:55    182s] n6905
[02/02 17:29:55    182s] ID_RF_registers_8__8_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1387
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N15
[02/02 17:29:55    182s] n2290
[02/02 17:29:55    182s] n6268
[02/02 17:29:55    182s] mux_IF_out[20]
[02/02 17:29:55    182s] n2924
[02/02 17:29:55    182s] n6904
[02/02 17:29:55    182s] ID_RF_registers_8__7_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1388
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N16
[02/02 17:29:55    182s] n2289
[02/02 17:29:55    182s] n6267
[02/02 17:29:55    182s] mux_IF_out[21]
[02/02 17:29:55    182s] n2923
[02/02 17:29:55    182s] n6903
[02/02 17:29:55    182s] ID_RF_registers_8__6_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1389
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N17
[02/02 17:29:55    182s] n2288
[02/02 17:29:55    182s] n6266
[02/02 17:29:55    182s] mux_IF_out[22]
[02/02 17:29:55    182s] n2922
[02/02 17:29:55    182s] n6901
[02/02 17:29:55    182s] ID_RF_registers_8__5_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1390
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N18
[02/02 17:29:55    182s] n2287
[02/02 17:29:55    182s] n6265
[02/02 17:29:55    182s] mux_IF_out[23]
[02/02 17:29:55    182s] n2921
[02/02 17:29:55    182s] n6900
[02/02 17:29:55    182s] ID_RF_registers_8__4_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1391
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N19
[02/02 17:29:55    182s] n2282
[02/02 17:29:55    182s] n6264
[02/02 17:29:55    182s] mux_IF_out[24]
[02/02 17:29:55    182s] n2920
[02/02 17:29:55    182s] n6899
[02/02 17:29:55    182s] ID_RF_registers_8__3_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1392
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N20
[02/02 17:29:55    182s] n2273
[02/02 17:29:55    182s] n6263
[02/02 17:29:55    182s] mux_IF_out[25]
[02/02 17:29:55    182s] n2919
[02/02 17:29:55    182s] n6898
[02/02 17:29:55    182s] ID_RF_registers_8__2_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1393
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N21
[02/02 17:29:55    182s] n2272
[02/02 17:29:55    182s] n6262
[02/02 17:29:55    182s] mux_IF_out[26]
[02/02 17:29:55    182s] n2918
[02/02 17:29:55    182s] n6897
[02/02 17:29:55    182s] ID_RF_registers_8__1_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1394
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N22
[02/02 17:29:55    182s] n2271
[02/02 17:29:55    182s] n6261
[02/02 17:29:55    182s] mux_IF_out[27]
[02/02 17:29:55    182s] n2917
[02/02 17:29:55    182s] n6896
[02/02 17:29:55    182s] ID_RF_registers_8__0_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1395
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N23
[02/02 17:29:55    182s] n2270
[02/02 17:29:55    182s] n6260
[02/02 17:29:55    182s] mux_IF_out[28]
[02/02 17:29:55    182s] n2916
[02/02 17:29:55    182s] n6895
[02/02 17:29:55    182s] ID_RF_registers_9__31_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1396
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N24
[02/02 17:29:55    182s] n2269
[02/02 17:29:55    182s] n6259
[02/02 17:29:55    182s] mux_IF_out[29]
[02/02 17:29:55    182s] n2915
[02/02 17:29:55    182s] n6894
[02/02 17:29:55    182s] ID_RF_registers_9__30_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1397
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N25
[02/02 17:29:55    182s] n2268
[02/02 17:29:55    182s] n6258
[02/02 17:29:55    182s] mux_IF_out[30]
[02/02 17:29:55    182s] n2914
[02/02 17:29:55    182s] n6893
[02/02 17:29:55    182s] ID_RF_registers_9__29_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1398
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N26
[02/02 17:29:55    182s] n2267
[02/02 17:29:55    182s] n6257
[02/02 17:29:55    182s] mux_IF_out[31]
[02/02 17:29:55    182s] n2905
[02/02 17:29:55    182s] n6892
[02/02 17:29:55    182s] ID_RF_registers_9__28_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1399
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N27
[02/02 17:29:55    182s] n2266
[02/02 17:29:55    182s] n6256
[02/02 17:29:55    182s] MemWrite
[02/02 17:29:55    182s] n2904
[02/02 17:29:55    182s] n6891
[02/02 17:29:55    182s] ID_RF_registers_9__27_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1400
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N28
[02/02 17:29:55    182s] n2265
[02/02 17:29:55    182s] n6255
[02/02 17:29:55    182s] MemRead
[02/02 17:29:55    182s] n2903
[02/02 17:29:55    182s] n6890
[02/02 17:29:55    182s] ID_RF_registers_9__26_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1401
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N29
[02/02 17:29:55    182s] n2264
[02/02 17:29:55    182s] n6254
[02/02 17:29:55    182s] ALU_bypass_EX_out[0]
[02/02 17:29:55    182s] n2902
[02/02 17:29:55    182s] n6889
[02/02 17:29:55    182s] ID_RF_registers_9__25_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1402
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N30
[02/02 17:29:55    182s] n2263
[02/02 17:29:55    182s] n6253
[02/02 17:29:55    182s] ALU_bypass_EX_out[1]
[02/02 17:29:55    182s] n2901
[02/02 17:29:55    182s] n6888
[02/02 17:29:55    182s] ID_RF_registers_9__24_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1403
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N31
[02/02 17:29:55    182s] n2262
[02/02 17:29:55    182s] n6252
[02/02 17:29:55    182s] ALU_bypass_EX_out[2]
[02/02 17:29:55    182s] n2900
[02/02 17:29:55    182s] n6887
[02/02 17:29:55    182s] ID_RF_registers_9__23_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1404
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N32
[02/02 17:29:55    182s] n2261
[02/02 17:29:55    182s] n6251
[02/02 17:29:55    182s] ALU_bypass_EX_out[3]
[02/02 17:29:55    182s] n2899
[02/02 17:29:55    182s] n6886
[02/02 17:29:55    182s] ID_RF_registers_9__22_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1405
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N33
[02/02 17:29:55    182s] n2260
[02/02 17:29:55    182s] n6250
[02/02 17:29:55    182s] ALU_bypass_EX_out[4]
[02/02 17:29:55    182s] n2898
[02/02 17:29:55    182s] n6885
[02/02 17:29:55    182s] ID_RF_registers_9__21_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1406
[02/02 17:29:55    182s] reg_immediate_EX_MEM_N34
[02/02 17:29:55    182s] n2259
[02/02 17:29:55    182s] n6249
[02/02 17:29:55    182s] ALU_bypass_EX_out[5]
[02/02 17:29:55    182s] n2897
[02/02 17:29:55    182s] n6884
[02/02 17:29:55    182s] ID_RF_registers_9__20_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1407
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N3
[02/02 17:29:55    182s] n2258
[02/02 17:29:55    182s] n6248
[02/02 17:29:55    182s] ALU_bypass_EX_out[6]
[02/02 17:29:55    182s] n2896
[02/02 17:29:55    182s] n6883
[02/02 17:29:55    182s] ID_RF_registers_9__19_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1408
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N4
[02/02 17:29:55    182s] n2257
[02/02 17:29:55    182s] n6247
[02/02 17:29:55    182s] ALU_bypass_EX_out[7]
[02/02 17:29:55    182s] n2895
[02/02 17:29:55    182s] n6882
[02/02 17:29:55    182s] ID_RF_registers_9__18_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1409
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N5
[02/02 17:29:55    182s] n2256
[02/02 17:29:55    182s] n6246
[02/02 17:29:55    182s] ALU_bypass_EX_out[8]
[02/02 17:29:55    182s] n2894
[02/02 17:29:55    182s] n6881
[02/02 17:29:55    182s] ID_RF_registers_9__17_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1410
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N6
[02/02 17:29:55    182s] n2255
[02/02 17:29:55    182s] n6245
[02/02 17:29:55    182s] ALU_bypass_EX_out[9]
[02/02 17:29:55    182s] n2893
[02/02 17:29:55    182s] n6880
[02/02 17:29:55    182s] ID_RF_registers_9__16_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1411
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N7
[02/02 17:29:55    182s] n2254
[02/02 17:29:55    182s] n6244
[02/02 17:29:55    182s] ALU_bypass_EX_out[10]
[02/02 17:29:55    182s] n2892
[02/02 17:29:55    182s] n6879
[02/02 17:29:55    182s] ID_RF_registers_9__15_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1412
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N8
[02/02 17:29:55    182s] n2253
[02/02 17:29:55    182s] n6243
[02/02 17:29:55    182s] ALU_bypass_EX_out[11]
[02/02 17:29:55    182s] n2891
[02/02 17:29:55    182s] n6878
[02/02 17:29:55    182s] ID_RF_registers_9__14_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1413
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N9
[02/02 17:29:55    182s] n2252
[02/02 17:29:55    182s] n6242
[02/02 17:29:55    182s] ALU_bypass_EX_out[12]
[02/02 17:29:55    182s] n2890
[02/02 17:29:55    182s] n6877
[02/02 17:29:55    182s] ID_RF_registers_9__13_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1414
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N10
[02/02 17:29:55    182s] n2251
[02/02 17:29:55    182s] n6241
[02/02 17:29:55    182s] ALU_bypass_EX_out[13]
[02/02 17:29:55    182s] n2889
[02/02 17:29:55    182s] n6876
[02/02 17:29:55    182s] ID_RF_registers_9__12_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1415
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N11
[02/02 17:29:55    182s] n2250
[02/02 17:29:55    182s] n6240
[02/02 17:29:55    182s] ALU_bypass_EX_out[14]
[02/02 17:29:55    182s] n2888
[02/02 17:29:55    182s] n6875
[02/02 17:29:55    182s] ID_RF_registers_9__11_
[02/02 17:29:55    182s] EX_ALUcomp_lte_77_n1416
[02/02 17:29:55    182s] reg_TAddr_EX_MEM_N12
[02/02 17:29:55    182s] n2249
[02/02 17:29:55    182s] n6239
[02/02 17:29:55    182s] ALU_bypass_EX_out[15]
[02/02 17:30:07    183s] ### Creating LA Mngr. totSessionCpu=0:03:03 mem=1326.8M
[02/02 17:30:15    183s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=1342.8M
[02/02 17:30:19    184s] ### Creating LA Mngr. totSessionCpu=0:03:04 mem=1428.7M
[02/02 17:30:19    184s] ### Creating LA Mngr, finished. totSessionCpu=0:03:04 mem=1428.7M
[02/02 17:30:19    184s] 
[02/02 17:30:19    184s] Creating Lib Analyzer ...
[02/02 17:30:20    184s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/02 17:30:20    184s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/02 17:30:20    184s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/02 17:30:20    184s] 
[02/02 17:30:26    184s] Creating Lib Analyzer, finished. 
[02/02 17:30:26    184s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[02/02 17:30:27    184s] *info: Run optDesign holdfix with 1 thread.
[02/02 17:30:27    184s] Effort level <high> specified for reg2reg path_group
[02/02 17:30:36    185s] End AAE Lib Interpolated Model. (MEM=1505.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:30:37    185s] **INFO: Starting Blocking QThread with 1 CPU
[02/02 17:30:37    185s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/02 17:30:37    185s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 17:30:37    185s] Begin IPO call back ...
[02/02 17:30:37    185s] End IPO call back ...
[02/02 17:30:37    185s] #################################################################################
[02/02 17:30:37    185s] # Design Stage: PostRoute
[02/02 17:30:37    185s] # Design Name: RISCV
[02/02 17:30:37    185s] # Design Mode: 90nm
[02/02 17:30:37    185s] # Analysis Mode: MMMC OCV 
[02/02 17:30:37    185s] # Parasitics Mode: SPEF/RCDB
[02/02 17:30:37    185s] # Signoff Settings: SI On 
[02/02 17:30:37    185s] #################################################################################
[02/02 17:30:37    185s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:30:37    185s] Setting infinite Tws ...
[02/02 17:30:37    185s] First Iteration Infinite Tw... 
[02/02 17:30:37    185s] Calculate late delays in OCV mode...
[02/02 17:30:37    185s] Calculate early delays in OCV mode...
[02/02 17:30:37    185s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/02 17:30:37    185s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/02 17:30:37    185s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:30:37    185s] Total number of fetched objects 8172
[02/02 17:30:37    185s] AAE_INFO-618: Total number of nets in the design is 7088,  100.0 percent of the nets selected for SI analysis
[02/02 17:30:37    185s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 17:30:37    185s] End delay calculation. (MEM=0 CPU=0:00:06.7 REAL=0:01:14)
[02/02 17:30:37    185s] End delay calculation (fullDC). (MEM=0 CPU=0:00:07.2 REAL=0:01:21)
[02/02 17:30:37    185s] *** CDM Built up (cpu=0:00:07.4  real=0:01:23  mem= 0.0M) ***
[02/02 17:30:37    185s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/02 17:30:37    185s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 17:30:37    185s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 0.0M)
[02/02 17:30:37    185s] 
[02/02 17:30:37    185s] Executing IPO callback for view pruning ..
[02/02 17:30:37    185s] Starting SI iteration 2
[02/02 17:30:37    185s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:30:37    185s] Calculate late delays in OCV mode...
[02/02 17:30:37    185s] Calculate early delays in OCV mode...
[02/02 17:30:37    185s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/02 17:30:37    185s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:30:37    185s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 17:30:37    185s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/02 17:30:37    185s] Total number of fetched objects 8172
[02/02 17:30:37    185s] AAE_INFO-618: Total number of nets in the design is 7088,  0.0 percent of the nets selected for SI analysis
[02/02 17:30:37    185s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:02.0)
[02/02 17:30:37    185s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:03.0)
[02/02 17:30:37    185s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 0.0M) ***
[02/02 17:30:37    185s] *** Done Building Timing Graph (cpu=0:00:09.7 real=0:01:47 totSessionCpu=0:00:16.5 mem=0.0M)
[02/02 17:30:37    185s] Done building cte hold timing graph (fixHold) cpu=0:00:10.5 real=0:01:56 totSessionCpu=0:00:16.5 mem=0.0M ***
[02/02 17:30:37    185s] Done building hold timer [7145 node(s), 7798 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.6 real=0:02:09 totSessionCpu=0:00:17.6 mem=0.0M ***
[02/02 17:30:37    185s] Timing Data dump into file /tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/coe_eosdata_btvQC2/MyAnView.twf, for view: MyAnView 
[02/02 17:30:37    185s] 	 Dumping view 0 MyAnView 
[02/02 17:32:48    186s] **WARN: (PRL-280):	The elapsed time (130 sec) of the threaded job 1 is more than twice the CPU time (11 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
[02/02 17:32:48    197s]  
_______________________________________________________________________
[02/02 17:32:54    197s] Done building cte setup timing graph (fixHold) cpu=0:00:27.2 real=0:05:06 totSessionCpu=0:03:18 mem=1505.1M ***
[02/02 17:32:59    198s] Setting latch borrow mode to budget during optimization.
[02/02 17:33:11    199s] *info: category slack lower bound [L 0.0] default
[02/02 17:33:11    199s] *info: category slack lower bound [H 0.0] reg2reg 
[02/02 17:33:11    199s] --------------------------------------------------- 
[02/02 17:33:11    199s]    Setup Violation Summary with Target Slack (0.000 ns)
[02/02 17:33:11    199s] --------------------------------------------------- 
[02/02 17:33:11    199s]          WNS    reg2regWNS
[02/02 17:33:11    199s]     0.002 ns      0.937 ns
[02/02 17:33:11    199s] --------------------------------------------------- 
[02/02 17:33:13    199s]   Timing Snapshot: (REF)
[02/02 17:33:13    199s]      Weighted WNS: 0.000
[02/02 17:33:13    199s]       All  PG WNS: 0.000
[02/02 17:33:13    199s]       High PG WNS: 0.000
[02/02 17:33:13    199s]       All  PG TNS: 0.000
[02/02 17:33:13    199s]       High PG TNS: 0.000
[02/02 17:33:13    199s]    Category Slack: { [L, 0.002] [H, 0.937] }
[02/02 17:33:13    199s] 
[02/02 17:33:13    199s] Loading timing data from /tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/coe_eosdata_btvQC2/MyAnView.twf 
[02/02 17:33:13    199s] 	 Loading view 0 MyAnView 
[02/02 17:33:17    199s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.937  |  0.002  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  | -0.000  |
|           TNS (ns):| -0.000  | -0.000  | -0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.029%
------------------------------------------------------------
Deleting Cell Server ...
[02/02 17:33:17    199s] Deleting Lib Analyzer.
[02/02 17:33:17    199s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:33:17    199s] Summary for sequential cells identification: 
[02/02 17:33:17    199s]   Identified SBFF number: 16
[02/02 17:33:17    199s]   Identified MBFF number: 0
[02/02 17:33:17    199s]   Identified SB Latch number: 0
[02/02 17:33:17    199s]   Identified MB Latch number: 0
[02/02 17:33:17    199s]   Not identified SBFF number: 0
[02/02 17:33:17    199s]   Not identified MBFF number: 0
[02/02 17:33:17    199s]   Not identified SB Latch number: 0
[02/02 17:33:17    199s]   Not identified MB Latch number: 0
[02/02 17:33:17    199s]   Number of sequential cells which are not FFs: 13
[02/02 17:33:17    199s] Creating Cell Server, finished. 
[02/02 17:33:17    199s] 
[02/02 17:33:17    199s] Deleting Cell Server ...
[02/02 17:33:17    199s] 
[02/02 17:33:17    199s] Creating Lib Analyzer ...
[02/02 17:33:17    199s] Creating Cell Server ...(0, 0, 0, 0)
[02/02 17:33:17    199s] Summary for sequential cells identification: 
[02/02 17:33:17    199s]   Identified SBFF number: 16
[02/02 17:33:17    199s]   Identified MBFF number: 0
[02/02 17:33:17    199s]   Identified SB Latch number: 0
[02/02 17:33:17    199s]   Identified MB Latch number: 0
[02/02 17:33:17    199s]   Not identified SBFF number: 0
[02/02 17:33:17    199s]   Not identified MBFF number: 0
[02/02 17:33:17    199s]   Not identified SB Latch number: 0
[02/02 17:33:17    199s]   Not identified MB Latch number: 0
[02/02 17:33:17    199s]   Number of sequential cells which are not FFs: 13
[02/02 17:33:17    199s] Creating Cell Server, finished. 
[02/02 17:33:17    199s] 
[02/02 17:33:17    199s] 
[02/02 17:33:17    199s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/02 17:33:17    199s]   
[02/02 17:33:17    199s]  View MyAnView  Weighted 0 StdDelay unweighted 10.10, weightedFactor 1.000 
[02/02 17:33:17    199s]   Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[02/02 17:33:17    199s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[02/02 17:33:17    199s] Total number of usable delay cells from Lib Analyzer: 0 ()
[02/02 17:33:17    199s] 
[02/02 17:33:23    200s] Creating Lib Analyzer, finished. 
[02/02 17:33:23    200s] 
[02/02 17:33:23    200s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[02/02 17:33:23    200s] *Info: worst delay setup view: MyAnView
[02/02 17:33:23    200s] Footprint list for hold buffering (delay unit: ps)
[02/02 17:33:23    200s] =================================================================
[02/02 17:33:23    200s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[02/02 17:33:23    200s] ------------------------------------------------------------------
[02/02 17:33:23    200s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[02/02 17:33:23    200s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[02/02 17:33:23    200s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[02/02 17:33:23    200s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[02/02 17:33:23    200s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[02/02 17:33:23    200s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[02/02 17:33:23    200s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[02/02 17:33:23    200s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[02/02 17:33:23    200s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[02/02 17:33:23    200s] =================================================================
[02/02 17:33:26    200s] **optDesign ... cpu = 0:00:33, real = 0:06:18, mem = 1070.1M, totSessionCpu=0:03:21 **
[02/02 17:33:26    200s] Info: 1 clock net  excluded from IPO operation.
[02/02 17:33:27    200s] --------------------------------------------------- 
[02/02 17:33:27    200s]    Hold Timing Summary  - Initial 
[02/02 17:33:27    200s] --------------------------------------------------- 
[02/02 17:33:27    200s]  Target slack: 0.000 ns
[02/02 17:33:27    200s] View: MyAnView 
[02/02 17:33:27    200s] 	WNS: -0.000 
[02/02 17:33:27    200s] 	TNS: -0.000 
[02/02 17:33:27    200s] 	VP: 2 
[02/02 17:33:27    200s] 	Worst hold path end point: reg_ALUout_MEM_WB_q_reg_10_/D 
[02/02 17:33:27    200s] --------------------------------------------------- 
[02/02 17:33:27    200s]    Setup Timing Summary  - Initial 
[02/02 17:33:27    200s] --------------------------------------------------- 
[02/02 17:33:27    200s]  Target slack: 0.000 ns
[02/02 17:33:27    200s] View: MyAnView 
[02/02 17:33:27    200s] 	WNS: 0.002 
[02/02 17:33:27    200s] 	TNS: 0.000 
[02/02 17:33:27    200s] 	VP: 0 
[02/02 17:33:27    200s] 	Worst setup path end point:ALUout_EX_out[3] 
[02/02 17:33:27    200s] --------------------------------------------------- 
[02/02 17:33:27    200s] PhyDesignGrid: maxLocalDensity 0.98
[02/02 17:33:27    200s] ### Creating PhyDesignMc. totSessionCpu=0:03:21 mem=1481.9M
[02/02 17:33:27    200s] #spOpts: mergeVia=F 
[02/02 17:33:27    200s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:21 mem=1481.9M
[02/02 17:33:28    200s] 
[02/02 17:33:28    200s] *** Starting Core Fixing (fixHold) cpu=0:00:30.4 real=0:05:40 totSessionCpu=0:03:21 mem=1481.9M density=58.029% ***
[02/02 17:33:28    200s] Optimizer Target Slack 0.000 StdDelay is 0.010  
[02/02 17:33:30    201s] 
[02/02 17:33:30    201s] Phase I ......
[02/02 17:33:30    201s] *info: Multithread Hold Batch Commit is enabled
[02/02 17:33:30    201s] *info: Levelized Batch Commit is enabled
[02/02 17:33:30    201s] Executing transform: ECO Safe Resize
[02/02 17:33:30    201s] +-----------------------------------------------------------------------------------------------+
[02/02 17:33:30    201s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[02/02 17:33:30    201s] +-----------------------------------------------------------------------------------------------+
[02/02 17:33:31    201s] Worst hold path end point:
[02/02 17:33:31    201s]   reg_ALUout_MEM_WB_q_reg_10_/D
[02/02 17:33:31    201s]     net: ALU_backward_MEM_out_s[10] (nrTerm=3)
[02/02 17:33:31    201s] |   0|  -0.000|    -0.00|       2|          0|       0(     0)|    58.03%|     0:05:43|  1481.9M|
[02/02 17:33:31    201s] Worst hold path end point:
[02/02 17:33:31    201s]   reg_ALUout_MEM_WB_q_reg_10_/D
[02/02 17:33:31    201s]     net: ALU_backward_MEM_out_s[10] (nrTerm=3)
[02/02 17:33:31    201s] |   1|  -0.000|    -0.00|       2|          0|       0(     0)|    58.03%|     0:05:43|  1481.9M|
[02/02 17:33:31    201s] +-----------------------------------------------------------------------------------------------+
[02/02 17:33:31    201s] Executing transform: AddBuffer + LegalResize
[02/02 17:33:31    201s] +-----------------------------------------------------------------------------------------------+
[02/02 17:33:31    201s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
[02/02 17:33:31    201s] +-----------------------------------------------------------------------------------------------+
[02/02 17:33:31    201s] Worst hold path end point:
[02/02 17:33:31    201s]   reg_ALUout_MEM_WB_q_reg_10_/D
[02/02 17:33:31    201s]     net: ALU_backward_MEM_out_s[10] (nrTerm=3)
[02/02 17:33:31    201s] |   0|  -0.000|    -0.00|       2|          0|       0(     0)|    58.03%|     0:05:43|  1481.9M|
[02/02 17:33:32    201s] Worst hold path end point:
[02/02 17:33:32    201s]   reg_ALUout_MEM_WB_q_reg_19_/D
[02/02 17:33:32    201s]     net: ALU_backward_MEM_out_s[19] (nrTerm=3)
[02/02 17:33:32    201s] |   1|   0.000|     0.00|       0|          2|       0(     0)|    58.04%|     0:05:44|  1485.0M|
[02/02 17:33:32    201s] +-----------------------------------------------------------------------------------------------+
[02/02 17:33:32    201s] 
[02/02 17:33:32    201s] *info:    Total 2 cells added for Phase I
[02/02 17:33:33    201s] --------------------------------------------------- 
[02/02 17:33:33    201s]    Hold Timing Summary  - Phase I 
[02/02 17:33:33    201s] --------------------------------------------------- 
[02/02 17:33:33    201s]  Target slack: 0.000 ns
[02/02 17:33:33    201s] View: MyAnView 
[02/02 17:33:33    201s] 	WNS: 0.000 
[02/02 17:33:33    201s] 	TNS: 0.000 
[02/02 17:33:33    201s] 	VP: 0 
[02/02 17:33:33    201s] 	Worst hold path end point: reg_ALUout_MEM_WB_q_reg_19_/D 
[02/02 17:33:33    201s] --------------------------------------------------- 
[02/02 17:33:33    201s]    Setup Timing Summary  - Phase I 
[02/02 17:33:33    201s] --------------------------------------------------- 
[02/02 17:33:33    201s]  Target slack: 0.000 ns
[02/02 17:33:33    201s] View: MyAnView 
[02/02 17:33:33    201s] 	WNS: 0.002 
[02/02 17:33:33    201s] 	TNS: 0.000 
[02/02 17:33:33    201s] 	VP: 0 
[02/02 17:33:33    201s] 	Worst setup path end point:ALUout_EX_out[3] 
[02/02 17:33:33    201s] --------------------------------------------------- 
[02/02 17:33:33    201s] 
[02/02 17:33:33    201s] *** Finished Core Fixing (fixHold) cpu=0:00:30.9 real=0:05:45 totSessionCpu=0:03:22 mem=1485.0M density=58.035% ***
[02/02 17:33:33    201s] 
[02/02 17:33:33    201s] *info:
[02/02 17:33:33    201s] *info: Added a total of 2 cells to fix/reduce hold violation
[02/02 17:33:33    201s] *info:          in which 2 termBuffering
[02/02 17:33:33    201s] *info:
[02/02 17:33:33    201s] *info: Summary: 
[02/02 17:33:33    201s] *info:            2 cells of type 'BUF_X1' (3.0, 	18.560) used
[02/02 17:33:33    201s] 
[02/02 17:33:33    201s] *** Finish Post Route Hold Fixing (cpu=0:00:30.9 real=0:05:45 totSessionCpu=0:03:22 mem=1485.0M density=58.035%) ***
[02/02 17:33:34    201s] *** Starting refinePlace (0:03:22 mem=1465.9M) ***
[02/02 17:33:35    201s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/02 17:33:35    201s] Starting refinePlace ...
[02/02 17:33:35    201s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/02 17:33:35    201s] Density distribution unevenness ratio = 6.231%
[02/02 17:33:35    201s]   Spread Effort: high, post-route mode, useDDP on.
[02/02 17:33:35    201s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1465.9MB) @(0:03:22 - 0:03:22).
[02/02 17:33:35    201s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 17:33:35    201s] wireLenOptFixPriorityInst 0 inst fixed
[02/02 17:33:37    201s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 17:33:37    201s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:02.0, mem=1465.9MB) @(0:03:22 - 0:03:22).
[02/02 17:33:37    201s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/02 17:33:37    201s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:02.0 MEM: 1465.9MB
[02/02 17:33:37    201s] Statistics of distance of Instance movement in refine placement:
[02/02 17:33:37    201s]   maximum (X+Y) =         0.00 um
[02/02 17:33:37    201s]   mean    (X+Y) =         0.00 um
[02/02 17:33:37    201s] Summary Report:
[02/02 17:33:37    201s] Instances move: 0 (out of 6554 movable)
[02/02 17:33:37    201s] Instances flipped: 0
[02/02 17:33:37    201s] Mean displacement: 0.00 um
[02/02 17:33:37    201s] Max displacement: 0.00 um 
[02/02 17:33:37    201s] Total instances moved : 0
[02/02 17:33:37    201s] Total net bbox length = 9.520e+04 (4.147e+04 5.373e+04) (ext = 2.017e+04)
[02/02 17:33:37    201s] Runtime: CPU: 0:00:00.2 REAL: 0:00:03.0 MEM: 1465.9MB
[02/02 17:33:37    201s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:03.0, mem=1465.9MB) @(0:03:22 - 0:03:22).
[02/02 17:33:37    201s] *** Finished refinePlace (0:03:22 mem=1465.9M) ***
[02/02 17:33:38    201s] default core: bins with density >  0.75 = 2.08 % ( 3 / 144 )
[02/02 17:33:38    201s] Density distribution unevenness ratio = 6.231%
[02/02 17:33:45    202s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.937  |  0.002  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.035%
------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:06:39, mem = 1073.4M, totSessionCpu=0:03:23 **
[02/02 17:33:46    202s] -routeWithEco false                       # bool, default=false
[02/02 17:33:46    202s] -routeWithEco true                        # bool, default=false, user setting
[02/02 17:33:46    202s] -routeSelectedNetOnly false               # bool, default=false
[02/02 17:33:46    202s] -routeWithTimingDriven false              # bool, default=false, user setting
[02/02 17:33:46    202s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/02 17:33:46    202s] 
[02/02 17:33:46    202s] globalDetailRoute
[02/02 17:33:46    202s] 
[02/02 17:33:46    202s] #setNanoRouteMode -droutePostRouteSpreadWire "auto"
[02/02 17:33:46    202s] #setNanoRouteMode -routeWithEco true
[02/02 17:33:46    202s] #setNanoRouteMode -routeWithSiDriven false
[02/02 17:33:46    202s] #setNanoRouteMode -routeWithTimingDriven false
[02/02 17:33:46    202s] #Start globalDetailRoute on Tue Feb  2 17:33:46 2021
[02/02 17:33:46    202s] #
[02/02 17:33:46    202s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d'. 7082 times net's RC data read were performed.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/clk of net clk because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/rst of net rst because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[31] of net instruction_ID_in[31] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[30] of net instruction_ID_in[30] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[29] of net instruction_ID_in[29] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[28] of net instruction_ID_in[28] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[27] of net instruction_ID_in[27] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[26] of net instruction_ID_in[26] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[25] of net instruction_ID_in[25] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[24] of net instruction_ID_in[24] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[23] of net instruction_ID_in[23] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[22] of net instruction_ID_in[22] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[21] of net instruction_ID_in[21] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[20] of net instruction_ID_in[20] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[19] of net instruction_ID_in[19] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[18] of net instruction_ID_in[18] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[17] of net instruction_ID_in[17] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[16] of net instruction_ID_in[16] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[15] of net instruction_ID_in[15] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (NRIG-39) NanoRoute cannot route to pin PIN/instruction_ID_in[14] of net instruction_ID_in[14] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
[02/02 17:33:48    202s] #WARNING (EMS-27) Message (NRIG-39) has exceeded the current message display limit of 20.
[02/02 17:33:48    202s] #To increase the message display limit, refer to the product command reference manual.
[02/02 17:33:49    202s] ### Net info: total nets: 7090
[02/02 17:33:49    202s] ### Net info: dirty nets: 4
[02/02 17:33:49    202s] ### Net info: marked as disconnected nets: 0
[02/02 17:33:55    203s] ### Net info: fully routed nets: 7008
[02/02 17:33:55    203s] ### Net info: trivial (single pin) nets: 0
[02/02 17:33:55    203s] ### Net info: unrouted nets: 80
[02/02 17:33:55    203s] ### Net info: re-extraction nets: 2
[02/02 17:33:55    203s] ### Net info: ignored nets: 0
[02/02 17:33:55    203s] ### Net info: skip routing nets: 0
[02/02 17:33:55    203s] ### import route signature (32) = 1623941014
[02/02 17:33:56    203s] #NanoRoute Version 17.11-s080_1 NR170721-2155/17_11-UB
[02/02 17:33:56    203s] #RTESIG:78da8d90c10a824014455bf7158fd18541dabbe38c3adba06d85545b31d00824c119ff3f
[02/02 17:33:56    203s] #       a9ad35beed3d9ccb7d41783b94249027406cb9e00a742c91732e114b68bd435e4dd1752f
[02/02 17:33:56    203s] #       d641783a5fc08690f0e7286abbbe765b1a6d33906d9c7bbe1e9b2fa73493a847d70b8aac
[02/02 17:33:56    203s] #       1ba66016cbb294dabab30d45f7beef6619a3158113783bc1905e1b64a1c80de35f2685f6
[02/02 17:33:56    203s] #       8b54c15e912acc0291815f64164cd35293f8f9f0d51bcaad91d4
[02/02 17:33:56    203s] #
[02/02 17:33:56    203s] #RTESIG:78da8d90c10a824014455bf7158fd18541dabbe38c3adba06d85545b31d00824c119ff3f
[02/02 17:33:56    203s] #       a9ad35beed3d9ccb7d41783b94249027406cb9e00a742c91732e114b68bd435e4dd1752f
[02/02 17:33:56    203s] #       d641783a5fc08690f0e7286abbbe765b1a6d33906d9c7bbe1e9b2fa73493a847d70b8aac
[02/02 17:33:56    203s] #       1ba66016cbb294dabab30d45f7beef6619a3158113783bc1905e1b64a1c80de35f2685f6
[02/02 17:33:56    203s] #       8b54c15e912acc0291815f64164cd35293f8f9f0d51bcaad91d4
[02/02 17:33:56    203s] #
[02/02 17:33:56    203s] #Start routing data preparation on Tue Feb  2 17:33:56 2021
[02/02 17:33:56    203s] #
[02/02 17:33:57    203s] #Minimum voltage of a net in the design = 0.000.
[02/02 17:33:57    203s] #Maximum voltage of a net in the design = 1.100.
[02/02 17:33:57    203s] #Voltage range [0.000 - 0.000] has 1 net.
[02/02 17:33:57    203s] #Voltage range [1.100 - 1.100] has 1 net.
[02/02 17:33:57    203s] #Voltage range [0.000 - 1.100] has 7088 nets.
[02/02 17:33:58    203s] # metal1       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1350
[02/02 17:33:58    203s] # metal2       V   Track-Pitch = 0.1900    Line-2-Via Pitch = 0.1400
[02/02 17:33:58    203s] # metal3       H   Track-Pitch = 0.1400    Line-2-Via Pitch = 0.1400
[02/02 17:33:58    203s] # metal4       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 17:33:58    203s] # metal5       H   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 17:33:58    203s] # metal6       V   Track-Pitch = 0.2800    Line-2-Via Pitch = 0.2800
[02/02 17:33:58    203s] # metal7       H   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/02 17:33:58    203s] # metal8       V   Track-Pitch = 0.8400    Line-2-Via Pitch = 0.8000
[02/02 17:33:58    203s] # metal9       H   Track-Pitch = 1.6000    Line-2-Via Pitch = 1.6000
[02/02 17:33:58    203s] # metal10      V   Track-Pitch = 1.6800    Line-2-Via Pitch = 1.6000
[02/02 17:34:00    203s] #Regenerating Ggrids automatically.
[02/02 17:34:00    203s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.1400.
[02/02 17:34:00    203s] #Using automatically generated G-grids.
[02/02 17:34:00    204s] #Done routing data preparation.
[02/02 17:34:00    204s] #cpu time = 00:00:00, elapsed time = 00:00:04, memory = 1070.90 (MB), peak = 1130.80 (MB)
[02/02 17:34:00    204s] #Merging special wires...
[02/02 17:34:01    204s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 52.3750 120.6250 ) on metal1 for NET ALU_backward_MEM_out_s[10]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 17:34:01    204s] #WARNING (NRDB-1005) Cannot establish connection to PIN A at ( 49.3350 95.4250 ) on metal1 for NET ALU_backward_MEM_out_s[15]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[02/02 17:34:01    204s] #
[02/02 17:34:01    204s] #Connectivity extraction summary:
[02/02 17:34:01    204s] #2 routed nets are extracted.
[02/02 17:34:01    204s] #    2 (0.03%) extracted nets are partially routed.
[02/02 17:34:01    204s] #7008 routed net(s) are imported.
[02/02 17:34:01    204s] #2 (0.03%) nets are without wires.
[02/02 17:34:01    204s] #78 nets are fixed|skipped|trivial (not extracted).
[02/02 17:34:01    204s] #Total number of nets = 7090.
[02/02 17:34:01    204s] #
[02/02 17:34:01    204s] #Found 0 nets for post-route si or timing fixing.
[02/02 17:34:01    204s] #
[02/02 17:34:01    204s] #Finished routing data preparation on Tue Feb  2 17:34:01 2021
[02/02 17:34:01    204s] #
[02/02 17:34:01    204s] #Cpu time = 00:00:01
[02/02 17:34:01    204s] #Elapsed time = 00:00:05
[02/02 17:34:01    204s] #Increased memory = 4.09 (MB)
[02/02 17:34:01    204s] #Total memory = 1070.90 (MB)
[02/02 17:34:01    204s] #Peak memory = 1130.80 (MB)
[02/02 17:34:01    204s] #
[02/02 17:34:01    204s] #
[02/02 17:34:01    204s] #Start global routing on Tue Feb  2 17:34:01 2021
[02/02 17:34:01    204s] #
[02/02 17:34:01    204s] #Number of eco nets is 2
[02/02 17:34:01    204s] #
[02/02 17:34:01    204s] #Start global routing data preparation on Tue Feb  2 17:34:01 2021
[02/02 17:34:01    204s] #
[02/02 17:34:02    204s] #Start routing resource analysis on Tue Feb  2 17:34:02 2021
[02/02 17:34:02    204s] #
[02/02 17:34:08    204s] #Routing resource analysis is done on Tue Feb  2 17:34:08 2021
[02/02 17:34:08    204s] #
[02/02 17:34:08    204s] #  Resource Analysis:
[02/02 17:34:08    204s] #
[02/02 17:34:08    204s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/02 17:34:08    204s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/02 17:34:08    204s] #  --------------------------------------------------------------
[02/02 17:34:08    204s] #  metal1         H        1184          28        6561    70.89%
[02/02 17:34:08    204s] #  metal2         V         858          38        6561     2.41%
[02/02 17:34:08    204s] #  metal3         H        1212           0        6561     0.00%
[02/02 17:34:08    204s] #  metal4         V         608           0        6561     0.00%
[02/02 17:34:08    204s] #  metal5         H         605           0        6561     0.00%
[02/02 17:34:08    204s] #  metal6         V         608           0        6561     0.00%
[02/02 17:34:08    204s] #  metal7         H         201           0        6561     0.00%
[02/02 17:34:08    204s] #  metal8         V         202           0        6561     0.00%
[02/02 17:34:08    204s] #  metal9         H          81           0        6561     0.00%
[02/02 17:34:08    204s] #  metal10        V          81           0        6561     0.00%
[02/02 17:34:08    204s] #  --------------------------------------------------------------
[02/02 17:34:08    204s] #  Total                   5640       0.66%       65610     7.33%
[02/02 17:34:08    204s] #
[02/02 17:34:08    204s] #  21 nets (0.30%) with 1 preferred extra spacing.
[02/02 17:34:08    204s] #
[02/02 17:34:08    204s] #
[02/02 17:34:08    204s] #
[02/02 17:34:08    204s] #Global routing data preparation is done on Tue Feb  2 17:34:08 2021
[02/02 17:34:08    204s] #
[02/02 17:34:08    204s] #cpu time = 00:00:01, elapsed time = 00:00:07, memory = 1071.35 (MB), peak = 1130.80 (MB)
[02/02 17:34:08    204s] #
[02/02 17:34:09    204s] #cpu time = 00:00:01, elapsed time = 00:00:07, memory = 1071.35 (MB), peak = 1130.80 (MB)
[02/02 17:34:09    204s] #
[02/02 17:34:09    204s] #start global routing iteration 1...
[02/02 17:34:10    204s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1079.53 (MB), peak = 1130.80 (MB)
[02/02 17:34:10    204s] #
[02/02 17:34:10    204s] #start global routing iteration 2...
[02/02 17:34:11    204s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1079.56 (MB), peak = 1130.80 (MB)
[02/02 17:34:11    204s] #
[02/02 17:34:12    205s] #
[02/02 17:34:12    205s] #Total number of trivial nets (e.g. < 2 pins) = 78 (skipped).
[02/02 17:34:12    205s] #Total number of routable nets = 7012.
[02/02 17:34:12    205s] #Total number of nets in the design = 7090.
[02/02 17:34:12    205s] #
[02/02 17:34:12    205s] #4 routable nets have only global wires.
[02/02 17:34:12    205s] #7008 routable nets have only detail routed wires.
[02/02 17:34:12    205s] #22 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/02 17:34:12    205s] #
[02/02 17:34:12    205s] #Routed nets constraints summary:
[02/02 17:34:12    205s] #-----------------------------
[02/02 17:34:12    205s] #        Rules   Unconstrained  
[02/02 17:34:12    205s] #-----------------------------
[02/02 17:34:12    205s] #      Default               4  
[02/02 17:34:12    205s] #-----------------------------
[02/02 17:34:12    205s] #        Total               4  
[02/02 17:34:12    205s] #-----------------------------
[02/02 17:34:12    205s] #
[02/02 17:34:12    205s] #Routing constraints summary of the whole design:
[02/02 17:34:12    205s] #-------------------------------------------------------------------------------
[02/02 17:34:12    205s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[02/02 17:34:12    205s] #-------------------------------------------------------------------------------
[02/02 17:34:12    205s] #      Default                 21            1                 1            6990  
[02/02 17:34:12    205s] #-------------------------------------------------------------------------------
[02/02 17:34:12    205s] #        Total                 21            1                 1            6990  
[02/02 17:34:12    205s] #-------------------------------------------------------------------------------
[02/02 17:34:12    205s] #
[02/02 17:34:12    205s] #
[02/02 17:34:12    205s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/02 17:34:12    205s] #
[02/02 17:34:12    205s] #                 OverCon          
[02/02 17:34:12    205s] #                  #Gcell    %Gcell
[02/02 17:34:12    205s] #     Layer           (1)   OverCon
[02/02 17:34:12    205s] #  --------------------------------
[02/02 17:34:12    205s] #  metal1        0(0.00%)   (0.00%)
[02/02 17:34:12    205s] #  metal2        0(0.00%)   (0.00%)
[02/02 17:34:12    205s] #  metal3        0(0.00%)   (0.00%)
[02/02 17:34:12    205s] #  metal4        0(0.00%)   (0.00%)
[02/02 17:34:12    205s] #  metal5        0(0.00%)   (0.00%)
[02/02 17:34:12    205s] #  metal6        0(0.00%)   (0.00%)
[02/02 17:34:12    205s] #  metal7        0(0.00%)   (0.00%)
[02/02 17:34:12    205s] #  metal8        0(0.00%)   (0.00%)
[02/02 17:34:12    205s] #  metal9        0(0.00%)   (0.00%)
[02/02 17:34:12    205s] #  metal10       0(0.00%)   (0.00%)
[02/02 17:34:12    205s] #  --------------------------------
[02/02 17:34:12    205s] #     Total      0(0.00%)   (0.00%)
[02/02 17:34:12    205s] #
[02/02 17:34:12    205s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/02 17:34:12    205s] #  Overflow after GR: 0.00% H + 0.00% V
[02/02 17:34:12    205s] #
[02/02 17:34:13    205s] #Complete Global Routing.
[02/02 17:34:13    205s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 17:34:13    205s] #Total wire length = 100507 um.
[02/02 17:34:13    205s] #Total half perimeter of net bounding box = 80407 um.
[02/02 17:34:13    205s] #Total wire length on LAYER metal1 = 5160 um.
[02/02 17:34:13    205s] #Total wire length on LAYER metal2 = 39562 um.
[02/02 17:34:13    205s] #Total wire length on LAYER metal3 = 40888 um.
[02/02 17:34:13    205s] #Total wire length on LAYER metal4 = 13824 um.
[02/02 17:34:13    205s] #Total wire length on LAYER metal5 = 983 um.
[02/02 17:34:13    205s] #Total wire length on LAYER metal6 = 89 um.
[02/02 17:34:13    205s] #Total wire length on LAYER metal7 = 0 um.
[02/02 17:34:13    205s] #Total wire length on LAYER metal8 = 0 um.
[02/02 17:34:13    205s] #Total wire length on LAYER metal9 = 0 um.
[02/02 17:34:13    205s] #Total wire length on LAYER metal10 = 0 um.
[02/02 17:34:13    205s] #Total number of vias = 46935
[02/02 17:34:13    205s] #Up-Via Summary (total 46935):
[02/02 17:34:13    205s] #           
[02/02 17:34:13    205s] #-----------------------
[02/02 17:34:13    205s] # metal1          27319
[02/02 17:34:13    205s] # metal2          17511
[02/02 17:34:13    205s] # metal3           2042
[02/02 17:34:13    205s] # metal4             57
[02/02 17:34:13    205s] # metal5              6
[02/02 17:34:13    205s] #-----------------------
[02/02 17:34:13    205s] #                 46935 
[02/02 17:34:13    205s] #
[02/02 17:34:13    205s] #Max overcon = 0 track.
[02/02 17:34:13    205s] #Total overcon = 0.00%.
[02/02 17:34:13    205s] #Worst layer Gcell overcon rate = 0.00%.
[02/02 17:34:13    205s] #
[02/02 17:34:13    205s] #Global routing statistics:
[02/02 17:34:13    205s] #Cpu time = 00:00:01
[02/02 17:34:13    205s] #Elapsed time = 00:00:12
[02/02 17:34:13    205s] #Increased memory = 8.98 (MB)
[02/02 17:34:13    205s] #Total memory = 1079.89 (MB)
[02/02 17:34:13    205s] #Peak memory = 1130.80 (MB)
[02/02 17:34:13    205s] #
[02/02 17:34:13    205s] #Finished global routing on Tue Feb  2 17:34:13 2021
[02/02 17:34:13    205s] #
[02/02 17:34:13    205s] #
[02/02 17:34:13    205s] ### route signature (36) = 1770906335
[02/02 17:34:13    205s] ### violation signature (30) = 1905142130
[02/02 17:34:14    205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1071.32 (MB), peak = 1130.80 (MB)
[02/02 17:34:15    205s] #Start Track Assignment.
[02/02 17:34:21    205s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[02/02 17:34:25    206s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[02/02 17:34:27    206s] #Complete Track Assignment.
[02/02 17:34:27    206s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 17:34:27    206s] #Total wire length = 100508 um.
[02/02 17:34:27    206s] #Total half perimeter of net bounding box = 80407 um.
[02/02 17:34:27    206s] #Total wire length on LAYER metal1 = 5161 um.
[02/02 17:34:27    206s] #Total wire length on LAYER metal2 = 39562 um.
[02/02 17:34:27    206s] #Total wire length on LAYER metal3 = 40888 um.
[02/02 17:34:27    206s] #Total wire length on LAYER metal4 = 13824 um.
[02/02 17:34:27    206s] #Total wire length on LAYER metal5 = 983 um.
[02/02 17:34:27    206s] #Total wire length on LAYER metal6 = 89 um.
[02/02 17:34:27    206s] #Total wire length on LAYER metal7 = 0 um.
[02/02 17:34:27    206s] #Total wire length on LAYER metal8 = 0 um.
[02/02 17:34:27    206s] #Total wire length on LAYER metal9 = 0 um.
[02/02 17:34:27    206s] #Total wire length on LAYER metal10 = 0 um.
[02/02 17:34:27    206s] #Total number of vias = 46935
[02/02 17:34:27    206s] #Up-Via Summary (total 46935):
[02/02 17:34:27    206s] #           
[02/02 17:34:27    206s] #-----------------------
[02/02 17:34:27    206s] # metal1          27319
[02/02 17:34:27    206s] # metal2          17511
[02/02 17:34:27    206s] # metal3           2042
[02/02 17:34:27    206s] # metal4             57
[02/02 17:34:27    206s] # metal5              6
[02/02 17:34:27    206s] #-----------------------
[02/02 17:34:27    206s] #                 46935 
[02/02 17:34:27    206s] #
[02/02 17:34:28    206s] ### route signature (40) =  993699270
[02/02 17:34:28    206s] ### violation signature (34) = 1905142130
[02/02 17:34:28    206s] #cpu time = 00:00:01, elapsed time = 00:00:14, memory = 1091.53 (MB), peak = 1130.80 (MB)
[02/02 17:34:28    206s] #
[02/02 17:34:28    206s] #number of short segments in preferred routing layers
[02/02 17:34:28    206s] #	
[02/02 17:34:28    206s] #	
[02/02 17:34:28    206s] #
[02/02 17:34:28    206s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[02/02 17:34:28    206s] #Cpu time = 00:00:03
[02/02 17:34:28    206s] #Elapsed time = 00:00:32
[02/02 17:34:28    206s] #Increased memory = 24.80 (MB)
[02/02 17:34:28    206s] #Total memory = 1091.53 (MB)
[02/02 17:34:28    206s] #Peak memory = 1130.80 (MB)
[02/02 17:34:29    206s] ### max drc and si pitch = 5600 (  2.8000 um) MT-safe pitch = 3360 (  1.6800 um) patch pitch = 14000 (  7.0000 um)
[02/02 17:34:31    206s] #
[02/02 17:34:31    206s] #Start Detail Routing..
[02/02 17:34:31    206s] #start initial detail routing ...
[02/02 17:34:35    207s] # ECO: 0.6% of the total area was rechecked for DRC, and 1.8% required routing.
[02/02 17:34:35    207s] #   number of violations = 2
[02/02 17:34:35    207s] #
[02/02 17:34:35    207s] #    By Layer and Type :
[02/02 17:34:35    207s] #	         MetSpc    Short   Totals
[02/02 17:34:35    207s] #	metal1        0        0        0
[02/02 17:34:35    207s] #	metal2        1        1        2
[02/02 17:34:35    207s] #	Totals        1        1        2
[02/02 17:34:35    207s] #2 out of 6554 instances (0.0%) need to be verified(marked ipoed), dirty area=0.0%.
[02/02 17:34:35    207s] #0.4% of the total area is being checked for drcs
[02/02 17:34:36    207s] #0.4% of the total area was checked
[02/02 17:34:36    207s] #   number of violations = 2
[02/02 17:34:36    207s] #
[02/02 17:34:36    207s] #    By Layer and Type :
[02/02 17:34:36    207s] #	         MetSpc    Short   Totals
[02/02 17:34:36    207s] #	metal1        0        0        0
[02/02 17:34:36    207s] #	metal2        1        1        2
[02/02 17:34:36    207s] #	Totals        1        1        2
[02/02 17:34:36    207s] #cpu time = 00:00:01, elapsed time = 00:00:05, memory = 1094.09 (MB), peak = 1130.80 (MB)
[02/02 17:34:36    207s] #start 1st optimization iteration ...
[02/02 17:34:37    207s] #   number of violations = 0
[02/02 17:34:37    207s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1098.30 (MB), peak = 1130.80 (MB)
[02/02 17:34:37    207s] #Complete Detail Routing.
[02/02 17:34:38    207s] #Total number of nets with non-default rule or having extra spacing = 21
[02/02 17:34:38    207s] #Total wire length = 100506 um.
[02/02 17:34:38    207s] #Total half perimeter of net bounding box = 80407 um.
[02/02 17:34:38    207s] #Total wire length on LAYER metal1 = 5160 um.
[02/02 17:34:38    207s] #Total wire length on LAYER metal2 = 39555 um.
[02/02 17:34:38    207s] #Total wire length on LAYER metal3 = 40888 um.
[02/02 17:34:38    207s] #Total wire length on LAYER metal4 = 13830 um.
[02/02 17:34:38    207s] #Total wire length on LAYER metal5 = 983 um.
[02/02 17:34:38    207s] #Total wire length on LAYER metal6 = 89 um.
[02/02 17:34:38    207s] #Total wire length on LAYER metal7 = 0 um.
[02/02 17:34:38    207s] #Total wire length on LAYER metal8 = 0 um.
[02/02 17:34:38    207s] #Total wire length on LAYER metal9 = 0 um.
[02/02 17:34:38    207s] #Total wire length on LAYER metal10 = 0 um.
[02/02 17:34:38    207s] #Total number of vias = 46951
[02/02 17:34:38    207s] #Up-Via Summary (total 46951):
[02/02 17:34:38    207s] #           
[02/02 17:34:38    207s] #-----------------------
[02/02 17:34:38    207s] # metal1          27319
[02/02 17:34:38    207s] # metal2          17521
[02/02 17:34:38    207s] # metal3           2048
[02/02 17:34:38    207s] # metal4             57
[02/02 17:34:38    207s] # metal5              6
[02/02 17:34:38    207s] #-----------------------
[02/02 17:34:38    207s] #                 46951 
[02/02 17:34:38    207s] #
[02/02 17:34:38    207s] #Total number of DRC violations = 0
[02/02 17:34:38    207s] ### route signature (49) =  228099352
[02/02 17:34:38    207s] ### violation signature (43) = 1905142130
[02/02 17:34:38    207s] #Cpu time = 00:00:01
[02/02 17:34:38    207s] #Elapsed time = 00:00:10
[02/02 17:34:38    207s] #Increased memory = -14.20 (MB)
[02/02 17:34:38    207s] #Total memory = 1077.34 (MB)
[02/02 17:34:38    207s] #Peak memory = 1130.80 (MB)
[02/02 17:34:39    207s] #detailRoute Statistics:
[02/02 17:34:39    207s] #Cpu time = 00:00:01
[02/02 17:34:39    207s] #Elapsed time = 00:00:10
[02/02 17:34:39    207s] #Increased memory = -14.20 (MB)
[02/02 17:34:39    207s] #Total memory = 1077.34 (MB)
[02/02 17:34:39    207s] #Peak memory = 1130.80 (MB)
[02/02 17:34:40    207s] ### export route signature (50) =  228099352
[02/02 17:34:42    207s] ### export violation signature (44) = 1905142130
[02/02 17:34:44    208s] #
[02/02 17:34:44    208s] #globalDetailRoute statistics:
[02/02 17:34:44    208s] #Cpu time = 00:00:05
[02/02 17:34:44    208s] #Elapsed time = 00:00:58
[02/02 17:34:44    208s] #Increased memory = -24.73 (MB)
[02/02 17:34:44    208s] #Total memory = 1048.62 (MB)
[02/02 17:34:44    208s] #Peak memory = 1130.80 (MB)
[02/02 17:34:44    208s] #Number of warnings = 23
[02/02 17:34:44    208s] #Total number of warnings = 127
[02/02 17:34:44    208s] #Number of fails = 0
[02/02 17:34:44    208s] #Total number of fails = 0
[02/02 17:34:44    208s] #Complete globalDetailRoute on Tue Feb  2 17:34:44 2021
[02/02 17:34:44    208s] #
[02/02 17:34:44    208s] ### 
[02/02 17:34:44    208s] ###   Scalability Statistics
[02/02 17:34:44    208s] ### 
[02/02 17:34:44    208s] ### ------------------------+----------------+----------------+----------------+
[02/02 17:34:44    208s] ###   globalDetailRoute     |        cpu time|    elapsed time|     scalability|
[02/02 17:34:44    208s] ### ------------------------+----------------+----------------+----------------+
[02/02 17:34:44    208s] ###   Data Preparation      |        00:00:00|        00:00:04|             0.1|
[02/02 17:34:44    208s] ###   Global Routing        |        00:00:01|        00:00:12|             0.1|
[02/02 17:34:44    208s] ###   Track Assignment      |        00:00:01|        00:00:13|             0.1|
[02/02 17:34:44    208s] ###   Detail Routing        |        00:00:01|        00:00:10|             0.1|
[02/02 17:34:44    208s] ###   Total                 |        00:00:05|        00:00:58|             0.1|
[02/02 17:34:44    208s] ### ------------------------+----------------+----------------+----------------+
[02/02 17:34:44    208s] ### 
[02/02 17:34:44    208s] **optDesign ... cpu = 0:00:40, real = 0:07:37, mem = 1033.6M, totSessionCpu=0:03:28 **
[02/02 17:34:44    208s] -routeWithEco false                       # bool, default=false
[02/02 17:34:44    208s] -routeSelectedNetOnly false               # bool, default=false
[02/02 17:34:44    208s] -routeWithTimingDriven false              # bool, default=false, user setting
[02/02 17:34:44    208s] -routeWithSiDriven false                  # bool, default=false, user setting
[02/02 17:34:44    208s] Extraction called for design 'RISCV' of instances=6554 and nets=7090 using extraction engine 'postRoute' at effort level 'low' .
[02/02 17:34:44    208s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 17:34:44    208s] Type 'man IMPEXT-3530' for more detail.
[02/02 17:34:44    208s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 17:34:44    208s] RC Extraction called in multi-corner(1) mode.
[02/02 17:34:44    208s] Process corner(s) are loaded.
[02/02 17:34:44    208s]  Corner: my_rc
[02/02 17:34:44    208s] extractDetailRC Option : -outfile /tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d -maxResLength 200  -extended
[02/02 17:34:44    208s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 17:34:44    208s]       RC Corner Indexes            0   
[02/02 17:34:44    208s] Capacitance Scaling Factor   : 1.00000 
[02/02 17:34:44    208s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 17:34:44    208s] Resistance Scaling Factor    : 1.00000 
[02/02 17:34:44    208s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 17:34:44    208s] Clock Res. Scaling Factor    : 1.00000 
[02/02 17:34:44    208s] Shrink Factor                : 1.00000
[02/02 17:34:47    208s] Initializing multi-corner capacitance tables ... 
[02/02 17:34:47    208s] Initializing multi-corner resistance tables ...
[02/02 17:34:48    208s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1322.4M)
[02/02 17:34:50    208s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for storing RC.
[02/02 17:34:51    208s] Extracted 10.0016% (CPU Time= 0:00:00.4  MEM= 1388.4M)
[02/02 17:34:52    208s] Extracted 20.002% (CPU Time= 0:00:00.5  MEM= 1388.4M)
[02/02 17:34:53    208s] Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1388.4M)
[02/02 17:34:54    208s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1388.4M)
[02/02 17:34:55    209s] Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1388.4M)
[02/02 17:34:56    209s] Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1388.4M)
[02/02 17:34:57    209s] Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 1388.4M)
[02/02 17:34:59    209s] Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1388.4M)
[02/02 17:35:01    209s] Extracted 90.0018% (CPU Time= 0:00:01.3  MEM= 1388.4M)
[02/02 17:35:06    210s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1392.4M)
[02/02 17:35:08    210s] Number of Extracted Resistors     : 135523
[02/02 17:35:08    210s] Number of Extracted Ground Cap.   : 142367
[02/02 17:35:08    210s] Number of Extracted Coupling Cap. : 219272
[02/02 17:35:08    210s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:35:08    210s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 17:35:08    210s]  Corner: my_rc
[02/02 17:35:08    210s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1356.4M)
[02/02 17:35:08    210s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb_Filter.rcdb.d' for storing RC.
[02/02 17:35:10    210s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d'. 7083 times net's RC data read were performed.
[02/02 17:35:12    210s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1356.410M)
[02/02 17:35:12    210s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:35:12    210s] processing rcdb (/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 17:35:13    210s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1356.410M)
[02/02 17:35:13    210s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:29.0  MEM: 1356.410M)
[02/02 17:35:13    210s] **optDesign ... cpu = 0:00:43, real = 0:08:06, mem = 1034.4M, totSessionCpu=0:03:31 **
[02/02 17:35:13    210s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 17:35:13    210s] Begin IPO call back ...
[02/02 17:35:18    211s] End IPO call back ...
[02/02 17:35:20    211s] #################################################################################
[02/02 17:35:20    211s] # Design Stage: PostRoute
[02/02 17:35:20    211s] # Design Name: RISCV
[02/02 17:35:20    211s] # Design Mode: 90nm
[02/02 17:35:20    211s] # Analysis Mode: MMMC OCV 
[02/02 17:35:20    211s] # Parasitics Mode: SPEF/RCDB
[02/02 17:35:20    211s] # Signoff Settings: SI On 
[02/02 17:35:20    211s] #################################################################################
[02/02 17:35:26    211s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:35:26    211s] Setting infinite Tws ...
[02/02 17:35:26    211s] First Iteration Infinite Tw... 
[02/02 17:35:26    211s] Calculate early delays in OCV mode...
[02/02 17:35:26    211s] Calculate late delays in OCV mode...
[02/02 17:35:27    211s] Topological Sorting (REAL = 0:00:01.0, MEM = 1319.9M, InitMEM = 1319.9M)
[02/02 17:35:27    211s] Start delay calculation (fullDC) (1 T). (MEM=1319.89)
[02/02 17:35:27    211s] Initializing multi-corner capacitance tables ... 
[02/02 17:35:27    211s] Initializing multi-corner resistance tables ...
[02/02 17:35:30    212s] End AAE Lib Interpolated Model. (MEM=1336.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:35:30    212s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:35:31    212s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:01.0  MEM= 1336.1M)
[02/02 17:35:31    212s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:36:50    219s] Total number of fetched objects 8174
[02/02 17:36:50    219s] AAE_INFO-618: Total number of nets in the design is 7090,  100.0 percent of the nets selected for SI analysis
[02/02 17:36:51    219s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 17:36:51    219s] End delay calculation. (MEM=1402.88 CPU=0:00:07.0 REAL=0:01:18)
[02/02 17:36:51    219s] End delay calculation (fullDC). (MEM=1402.88 CPU=0:00:07.6 REAL=0:01:24)
[02/02 17:36:51    219s] *** CDM Built up (cpu=0:00:08.3  real=0:01:31  mem= 1402.9M) ***
[02/02 17:37:01    220s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1402.9M)
[02/02 17:37:01    220s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 17:37:01    220s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1402.9M)
[02/02 17:37:01    220s] Starting SI iteration 2
[02/02 17:37:03    220s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:37:03    220s] Calculate early delays in OCV mode...
[02/02 17:37:03    220s] Calculate late delays in OCV mode...
[02/02 17:37:03    220s] Start delay calculation (fullDC) (1 T). (MEM=1410.93)
[02/02 17:37:03    220s] End AAE Lib Interpolated Model. (MEM=1410.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:37:06    220s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 17:37:06    220s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8174. 
[02/02 17:37:06    220s] Total number of fetched objects 8174
[02/02 17:37:06    220s] AAE_INFO-618: Total number of nets in the design is 7090,  0.0 percent of the nets selected for SI analysis
[02/02 17:37:06    220s] End delay calculation. (MEM=1378.92 CPU=0:00:00.2 REAL=0:00:03.0)
[02/02 17:37:06    220s] End delay calculation (fullDC). (MEM=1378.92 CPU=0:00:00.3 REAL=0:00:03.0)
[02/02 17:37:06    220s] *** CDM Built up (cpu=0:00:00.3  real=0:00:03.0  mem= 1378.9M) ***
[02/02 17:37:18    222s] *** Done Building Timing Graph (cpu=0:00:11.5 real=0:02:05 totSessionCpu=0:03:42 mem=1378.9M)
[02/02 17:37:18    222s] **optDesign ... cpu = 0:00:54, real = 0:10:11, mem = 1073.4M, totSessionCpu=0:03:42 **
[02/02 17:37:18    222s] Running postRoute recovery in postEcoRoute mode
[02/02 17:37:18    222s] **optDesign ... cpu = 0:00:54, real = 0:10:11, mem = 1073.4M, totSessionCpu=0:03:42 **
[02/02 17:37:23    222s]   Timing/DRV Snapshot: (TGT)
[02/02 17:37:23    222s]      Weighted WNS: 0.000
[02/02 17:37:23    222s]       All  PG WNS: 0.000
[02/02 17:37:23    222s]       High PG WNS: 0.000
[02/02 17:37:23    222s]       All  PG TNS: 0.000
[02/02 17:37:23    222s]       High PG TNS: 0.000
[02/02 17:37:23    222s]          Tran DRV: 0
[02/02 17:37:23    222s]           Cap DRV: 0
[02/02 17:37:23    222s]        Fanout DRV: 0
[02/02 17:37:23    222s]            Glitch: 0
[02/02 17:37:23    222s]    Category Slack: { [L, 0.002] [H, 0.937] }
[02/02 17:37:23    222s] 
[02/02 17:37:23    222s] Checking setup slack degradation ...
[02/02 17:37:23    222s] 
[02/02 17:37:23    222s] Recovery Manager:
[02/02 17:37:23    222s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[02/02 17:37:23    222s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.025) - Skip
[02/02 17:37:23    222s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[02/02 17:37:23    222s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[02/02 17:37:23    222s] 
[02/02 17:37:23    222s] **INFO: DRV recovery is disabled in current flow
[02/02 17:37:23    222s] *** Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:05, mem=1314.15M, totSessionCpu=0:03:43).
[02/02 17:37:23    222s] **optDesign ... cpu = 0:00:55, real = 0:10:16, mem = 1073.4M, totSessionCpu=0:03:43 **
[02/02 17:37:23    222s] 
[02/02 17:37:23    222s] Latch borrow mode reset to max_borrow
[02/02 17:37:28    223s] Reported timing to dir ./timingReports
[02/02 17:37:28    223s] **optDesign ... cpu = 0:00:55, real = 0:10:21, mem = 1073.4M, totSessionCpu=0:03:43 **
[02/02 17:37:28    223s] End AAE Lib Interpolated Model. (MEM=1314.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:37:29    223s] Begin: glitch net info
[02/02 17:37:29    223s] glitch slack range: number of glitch nets
[02/02 17:37:29    223s] glitch slack < -0.32 : 0
[02/02 17:37:29    223s] -0.32 < glitch slack < -0.28 : 0
[02/02 17:37:29    223s] -0.28 < glitch slack < -0.24 : 0
[02/02 17:37:29    223s] -0.24 < glitch slack < -0.2 : 0
[02/02 17:37:29    223s] -0.2 < glitch slack < -0.16 : 0
[02/02 17:37:29    223s] -0.16 < glitch slack < -0.12 : 0
[02/02 17:37:29    223s] -0.12 < glitch slack < -0.08 : 0
[02/02 17:37:29    223s] -0.08 < glitch slack < -0.04 : 0
[02/02 17:37:29    223s] -0.04 < glitch slack : 0
[02/02 17:37:29    223s] End: glitch net info
[02/02 17:37:29    223s] End AAE Lib Interpolated Model. (MEM=1371.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:37:29    223s] **INFO: Starting Blocking QThread with 1 CPU
[02/02 17:37:29    223s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[02/02 17:37:29    223s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 17:37:29    223s] Begin IPO call back ...
[02/02 17:37:29    223s] End IPO call back ...
[02/02 17:37:29    223s] #################################################################################
[02/02 17:37:29    223s] # Design Stage: PostRoute
[02/02 17:37:29    223s] # Design Name: RISCV
[02/02 17:37:29    223s] # Design Mode: 90nm
[02/02 17:37:29    223s] # Analysis Mode: MMMC OCV 
[02/02 17:37:29    223s] # Parasitics Mode: SPEF/RCDB
[02/02 17:37:29    223s] # Signoff Settings: SI On 
[02/02 17:37:29    223s] #################################################################################
[02/02 17:37:29    223s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:37:29    223s] Setting infinite Tws ...
[02/02 17:37:29    223s] First Iteration Infinite Tw... 
[02/02 17:37:29    223s] Calculate late delays in OCV mode...
[02/02 17:37:29    223s] Calculate early delays in OCV mode...
[02/02 17:37:29    223s] Topological Sorting (REAL = 0:00:01.0, MEM = 0.0M, InitMEM = 0.0M)
[02/02 17:37:29    223s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/02 17:37:29    223s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:37:29    223s] Total number of fetched objects 8174
[02/02 17:37:29    223s] AAE_INFO-618: Total number of nets in the design is 7090,  100.0 percent of the nets selected for SI analysis
[02/02 17:37:29    223s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 17:37:29    223s] End delay calculation. (MEM=0 CPU=0:00:06.7 REAL=0:01:12)
[02/02 17:37:29    223s] End delay calculation (fullDC). (MEM=0 CPU=0:00:07.2 REAL=0:01:18)
[02/02 17:37:29    223s] *** CDM Built up (cpu=0:00:07.4  real=0:01:20  mem= 0.0M) ***
[02/02 17:37:29    223s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/02 17:37:29    223s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 17:37:29    223s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 0.0M)
[02/02 17:37:29    223s] Starting SI iteration 2
[02/02 17:37:29    223s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:37:29    223s] Calculate late delays in OCV mode...
[02/02 17:37:29    223s] Calculate early delays in OCV mode...
[02/02 17:37:29    223s] Start delay calculation (fullDC) (1 T). (MEM=0)
[02/02 17:37:29    223s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:37:29    223s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 17:37:29    223s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/02 17:37:29    223s] Total number of fetched objects 8174
[02/02 17:37:29    223s] AAE_INFO-618: Total number of nets in the design is 7090,  0.0 percent of the nets selected for SI analysis
[02/02 17:37:29    223s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:03.0)
[02/02 17:37:29    223s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:03.0)
[02/02 17:37:29    223s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 0.0M) ***
[02/02 17:37:29    223s] *** Done Building Timing Graph (cpu=0:00:10.0 real=0:01:51 totSessionCpu=0:00:27.8 mem=0.0M)
[02/02 17:39:34    223s] **WARN: (PRL-280):	The elapsed time (124 sec) of the threaded job 1 is more than twice the CPU time (11 sec).  This indicates that enough physical memory is not available and the system may be swapping. It is recommended that you reduce the number of threads or jobs being run on this machine, or execute this job on a machine with a larger physical memory.
[02/02 17:39:34    233s]  
_______________________________________________________________________
[02/02 17:39:49    235s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold  views included:
 MyAnView

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.937  |  0.002  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.035%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:11.8, REAL=0:02:20, MEM=1316.2M
[02/02 17:39:49    235s] **optDesign ... cpu = 0:01:07, real = 0:12:42, mem = 1073.5M, totSessionCpu=0:03:55 **
[02/02 17:39:49    235s]  ReSet Options after AAE Based Opt flow 
[02/02 17:39:49    235s] *** Finished optDesign ***
[02/02 17:39:49    235s] 
[02/02 17:39:49    235s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:08 real=  0:12:52)
[02/02 17:39:49    235s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.1)
[02/02 17:39:49    235s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:05.0 real=  0:01:06)
[02/02 17:39:49    235s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.1)
[02/02 17:39:49    235s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:32.1 real=  0:05:59)
[02/02 17:39:49    235s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:05.5 real=0:00:58.7)
[02/02 17:39:49    235s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:11.5 real=  0:02:05)
[02/02 17:39:49    235s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.1 real=0:00:10.4)
[02/02 17:39:49    235s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/02 17:39:49    235s] Info: pop threads available for lower-level modules during optimization.
[02/02 17:39:49    235s] Deleting Lib Analyzer.
[02/02 17:39:49    235s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d' for reading.
[02/02 17:39:49    235s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_TlPTD3.rcdb.d'. 7082 times net's RC data read were performed.
[02/02 17:39:50    235s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:01.0  MEM= 1330.2M)
[02/02 17:39:51    235s] Info: Destroy the CCOpt slew target map.
[02/02 17:39:56    235s] <CMD> selectWire 5.1300 128.1550 165.1100 128.3250 1 VDD
[02/02 17:39:56    235s] <CMD> deselectAll
[02/02 17:40:43    237s] <CMD> setAnalysisMode -analysisType onChipVariation
[02/02 17:40:54    237s] <CMD> reset_parasitics
[02/02 17:40:55    237s] Performing RC Extraction ...
[02/02 17:40:55    237s] <CMD> extractRC
[02/02 17:40:55    237s] Extraction called for design 'RISCV' of instances=6554 and nets=7090 using extraction engine 'postRoute' at effort level 'low' .
[02/02 17:40:55    237s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 17:40:55    237s] Type 'man IMPEXT-3530' for more detail.
[02/02 17:40:55    237s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 17:40:55    237s] RC Extraction called in multi-corner(1) mode.
[02/02 17:40:55    237s] Process corner(s) are loaded.
[02/02 17:40:55    237s]  Corner: my_rc
[02/02 17:40:55    237s] extractDetailRC Option : -outfile /tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d -maxResLength 200  -extended
[02/02 17:40:55    237s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 17:40:55    237s]       RC Corner Indexes            0   
[02/02 17:40:55    237s] Capacitance Scaling Factor   : 1.00000 
[02/02 17:40:55    237s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 17:40:55    237s] Resistance Scaling Factor    : 1.00000 
[02/02 17:40:55    237s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 17:40:55    237s] Clock Res. Scaling Factor    : 1.00000 
[02/02 17:40:55    237s] Shrink Factor                : 1.00000
[02/02 17:40:58    237s] Initializing multi-corner capacitance tables ... 
[02/02 17:40:58    237s] Initializing multi-corner resistance tables ...
[02/02 17:40:59    237s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1257.0M)
[02/02 17:41:00    237s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d' for storing RC.
[02/02 17:41:01    237s] Extracted 10.0016% (CPU Time= 0:00:00.3  MEM= 1323.0M)
[02/02 17:41:03    238s] Extracted 20.002% (CPU Time= 0:00:00.4  MEM= 1323.0M)
[02/02 17:41:03    238s] Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1323.0M)
[02/02 17:41:04    238s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1323.0M)
[02/02 17:41:05    238s] Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1323.0M)
[02/02 17:41:06    238s] Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1323.0M)
[02/02 17:41:08    238s] Extracted 70.002% (CPU Time= 0:00:00.9  MEM= 1323.0M)
[02/02 17:41:09    238s] Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1323.0M)
[02/02 17:41:12    238s] Extracted 90.0018% (CPU Time= 0:00:01.3  MEM= 1323.0M)
[02/02 17:41:17    239s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1327.0M)
[02/02 17:41:18    239s] Number of Extracted Resistors     : 135523
[02/02 17:41:18    239s] Number of Extracted Ground Cap.   : 142367
[02/02 17:41:18    239s] Number of Extracted Coupling Cap. : 219272
[02/02 17:41:18    239s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d' for reading.
[02/02 17:41:18    239s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 17:41:18    239s]  Corner: my_rc
[02/02 17:41:19    239s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1311.0M)
[02/02 17:41:19    239s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb_Filter.rcdb.d' for storing RC.
[02/02 17:41:21    239s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d'. 7083 times net's RC data read were performed.
[02/02 17:41:22    239s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1310.992M)
[02/02 17:41:22    239s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d' for reading.
[02/02 17:41:22    239s] processing rcdb (/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 17:41:23    239s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:01.0, current mem=1310.992M)
[02/02 17:41:23    239s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:28.0  MEM: 1310.992M)
[02/02 17:41:37    240s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/02 17:41:37    240s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/02 17:41:38    240s]  Reset EOS DB
[02/02 17:41:38    240s] Ignoring AAE DB Resetting ...
[02/02 17:41:38    240s] Extraction called for design 'RISCV' of instances=6554 and nets=7090 using extraction engine 'postRoute' at effort level 'low' .
[02/02 17:41:38    240s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 17:41:38    240s] Type 'man IMPEXT-3530' for more detail.
[02/02 17:41:38    240s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 17:41:38    240s] RC Extraction called in multi-corner(1) mode.
[02/02 17:41:38    240s] Process corner(s) are loaded.
[02/02 17:41:38    240s]  Corner: my_rc
[02/02 17:41:38    240s] extractDetailRC Option : -outfile /tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d -maxResLength 200  -extended
[02/02 17:41:38    240s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 17:41:38    240s]       RC Corner Indexes            0   
[02/02 17:41:38    240s] Capacitance Scaling Factor   : 1.00000 
[02/02 17:41:38    240s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 17:41:38    240s] Resistance Scaling Factor    : 1.00000 
[02/02 17:41:38    240s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 17:41:38    240s] Clock Res. Scaling Factor    : 1.00000 
[02/02 17:41:38    240s] Shrink Factor                : 1.00000
[02/02 17:41:41    240s] Initializing multi-corner capacitance tables ... 
[02/02 17:41:41    240s] Initializing multi-corner resistance tables ...
[02/02 17:41:42    240s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1245.1M)
[02/02 17:41:43    240s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d' for storing RC.
[02/02 17:41:46    241s] Extracted 10.0016% (CPU Time= 0:00:00.4  MEM= 1295.1M)
[02/02 17:41:47    241s] Extracted 20.002% (CPU Time= 0:00:00.5  MEM= 1295.1M)
[02/02 17:41:47    241s] Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1295.1M)
[02/02 17:41:48    241s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1295.1M)
[02/02 17:41:50    241s] Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1295.1M)
[02/02 17:41:51    241s] Extracted 60.0016% (CPU Time= 0:00:00.8  MEM= 1295.1M)
[02/02 17:41:52    241s] Extracted 70.002% (CPU Time= 0:00:01.0  MEM= 1295.1M)
[02/02 17:41:54    241s] Extracted 80.0014% (CPU Time= 0:00:01.1  MEM= 1295.1M)
[02/02 17:41:56    241s] Extracted 90.0018% (CPU Time= 0:00:01.3  MEM= 1295.1M)
[02/02 17:42:02    242s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1299.1M)
[02/02 17:42:04    242s] Number of Extracted Resistors     : 135523
[02/02 17:42:04    242s] Number of Extracted Ground Cap.   : 142367
[02/02 17:42:04    242s] Number of Extracted Coupling Cap. : 219272
[02/02 17:42:04    242s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d' for reading.
[02/02 17:42:04    242s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 17:42:04    242s]  Corner: my_rc
[02/02 17:42:04    242s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1283.1M)
[02/02 17:42:05    242s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb_Filter.rcdb.d' for storing RC.
[02/02 17:42:07    242s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d'. 7083 times net's RC data read were performed.
[02/02 17:42:09    242s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1283.082M)
[02/02 17:42:09    242s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d' for reading.
[02/02 17:42:09    242s] processing rcdb (/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 17:42:09    242s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1283.082M)
[02/02 17:42:09    242s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:31.0  MEM: 1283.082M)
[02/02 17:42:10    242s] Effort level <high> specified for reg2reg path_group
[02/02 17:42:17    243s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 17:42:17    243s] Begin IPO call back ...
[02/02 17:42:22    243s] End IPO call back ...
[02/02 17:42:24    244s] #################################################################################
[02/02 17:42:24    244s] # Design Stage: PostRoute
[02/02 17:42:24    244s] # Design Name: RISCV
[02/02 17:42:24    244s] # Design Mode: 90nm
[02/02 17:42:24    244s] # Analysis Mode: MMMC OCV 
[02/02 17:42:24    244s] # Parasitics Mode: SPEF/RCDB
[02/02 17:42:24    244s] # Signoff Settings: SI On 
[02/02 17:42:24    244s] #################################################################################
[02/02 17:42:25    244s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:42:25    244s] Setting infinite Tws ...
[02/02 17:42:25    244s] First Iteration Infinite Tw... 
[02/02 17:42:25    244s] Calculate late delays in OCV mode...
[02/02 17:42:25    244s] Calculate early delays in OCV mode...
[02/02 17:42:26    244s] Topological Sorting (REAL = 0:00:01.0, MEM = 1250.6M, InitMEM = 1250.6M)
[02/02 17:42:26    244s] Start delay calculation (fullDC) (1 T). (MEM=1250.57)
[02/02 17:42:26    244s] Initializing multi-corner capacitance tables ... 
[02/02 17:42:26    244s] Initializing multi-corner resistance tables ...
[02/02 17:42:29    244s] End AAE Lib Interpolated Model. (MEM=1266.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:42:29    244s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d' for reading.
[02/02 17:42:29    244s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1266.8M)
[02/02 17:42:29    244s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:43:47    251s] Total number of fetched objects 8174
[02/02 17:43:47    251s] AAE_INFO-618: Total number of nets in the design is 7090,  100.0 percent of the nets selected for SI analysis
[02/02 17:43:48    251s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 17:43:48    251s] End delay calculation. (MEM=1333.55 CPU=0:00:07.0 REAL=0:01:16)
[02/02 17:43:48    251s] End delay calculation (fullDC). (MEM=1333.55 CPU=0:00:07.6 REAL=0:01:22)
[02/02 17:43:48    251s] *** CDM Built up (cpu=0:00:07.7  real=0:01:24  mem= 1333.6M) ***
[02/02 17:43:57    252s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1333.6M)
[02/02 17:43:57    252s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 17:43:58    252s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1333.6M)
[02/02 17:43:58    252s] Starting SI iteration 2
[02/02 17:44:00    252s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:44:00    252s] Calculate late delays in OCV mode...
[02/02 17:44:00    252s] Calculate early delays in OCV mode...
[02/02 17:44:00    253s] Start delay calculation (fullDC) (1 T). (MEM=1341.6)
[02/02 17:44:01    253s] End AAE Lib Interpolated Model. (MEM=1341.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:44:04    253s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 17:44:04    253s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 100. 
[02/02 17:44:04    253s] Total number of fetched objects 8174
[02/02 17:44:04    253s] AAE_INFO-618: Total number of nets in the design is 7090,  0.0 percent of the nets selected for SI analysis
[02/02 17:44:04    253s] End delay calculation. (MEM=1309.6 CPU=0:00:00.2 REAL=0:00:03.0)
[02/02 17:44:04    253s] End delay calculation (fullDC). (MEM=1309.6 CPU=0:00:00.3 REAL=0:00:04.0)
[02/02 17:44:04    253s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1309.6M) ***
[02/02 17:44:08    253s] *** Done Building Timing Graph (cpu=0:00:10.1 real=0:01:52 totSessionCpu=0:04:14 mem=1309.6M)
[02/02 17:44:12    254s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1658   |  1658   |    0    |
+--------------------+---------+---------+---------+

Density: 58.035%
------------------------------------------------------------
Reported timing to dir timingReports
[02/02 17:44:14    254s] Total CPU time: 13.85 sec
[02/02 17:44:14    254s] Total Real time: 157.0 sec
[02/02 17:44:14    254s] Total Memory Usage: 1215.035156 Mbytes
[02/02 17:44:14    254s] Reset AAE Options
[02/02 17:44:56    255s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[02/02 17:44:56    255s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix RISCV_postRoute -outDir timingReports
[02/02 17:44:57    255s]  Reset EOS DB
[02/02 17:44:57    255s] Ignoring AAE DB Resetting ...
[02/02 17:44:57    255s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d'. 7082 times net's RC data read were performed.
[02/02 17:44:57    255s] Extraction called for design 'RISCV' of instances=6554 and nets=7090 using extraction engine 'postRoute' at effort level 'low' .
[02/02 17:44:57    255s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[02/02 17:44:57    255s] Type 'man IMPEXT-3530' for more detail.
[02/02 17:44:57    255s] PostRoute (effortLevel low) RC Extraction called for design RISCV.
[02/02 17:44:57    255s] RC Extraction called in multi-corner(1) mode.
[02/02 17:44:57    255s] Process corner(s) are loaded.
[02/02 17:44:57    255s]  Corner: my_rc
[02/02 17:44:57    255s] extractDetailRC Option : -outfile /tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d -maxResLength 200  -extended
[02/02 17:44:57    255s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[02/02 17:44:57    255s]       RC Corner Indexes            0   
[02/02 17:44:57    255s] Capacitance Scaling Factor   : 1.00000 
[02/02 17:44:57    255s] Coupling Cap. Scaling Factor : 1.00000 
[02/02 17:44:57    255s] Resistance Scaling Factor    : 1.00000 
[02/02 17:44:57    255s] Clock Cap. Scaling Factor    : 1.00000 
[02/02 17:44:57    255s] Clock Res. Scaling Factor    : 1.00000 
[02/02 17:44:57    255s] Shrink Factor                : 1.00000
[02/02 17:44:59    255s] Initializing multi-corner capacitance tables ... 
[02/02 17:44:59    255s] Initializing multi-corner resistance tables ...
[02/02 17:45:01    255s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1221.0M)
[02/02 17:45:02    255s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d' for storing RC.
[02/02 17:45:04    256s] Extracted 10.0016% (CPU Time= 0:00:00.4  MEM= 1295.1M)
[02/02 17:45:05    256s] Extracted 20.002% (CPU Time= 0:00:00.5  MEM= 1295.1M)
[02/02 17:45:06    256s] Extracted 30.0014% (CPU Time= 0:00:00.5  MEM= 1295.1M)
[02/02 17:45:07    256s] Extracted 40.0018% (CPU Time= 0:00:00.6  MEM= 1295.1M)
[02/02 17:45:08    256s] Extracted 50.0023% (CPU Time= 0:00:00.7  MEM= 1295.1M)
[02/02 17:45:09    256s] Extracted 60.0016% (CPU Time= 0:00:00.9  MEM= 1295.1M)
[02/02 17:45:10    256s] Extracted 70.002% (CPU Time= 0:00:01.0  MEM= 1295.1M)
[02/02 17:45:12    256s] Extracted 80.0014% (CPU Time= 0:00:01.2  MEM= 1295.1M)
[02/02 17:45:15    257s] Extracted 90.0018% (CPU Time= 0:00:01.4  MEM= 1295.1M)
[02/02 17:45:20    257s] Extracted 100% (CPU Time= 0:00:01.8  MEM= 1299.1M)
[02/02 17:45:21    257s] Number of Extracted Resistors     : 135523
[02/02 17:45:21    257s] Number of Extracted Ground Cap.   : 142367
[02/02 17:45:21    257s] Number of Extracted Coupling Cap. : 219272
[02/02 17:45:21    257s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d' for reading.
[02/02 17:45:21    257s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[02/02 17:45:21    257s]  Corner: my_rc
[02/02 17:45:21    257s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1283.1M)
[02/02 17:45:22    257s] Creating parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb_Filter.rcdb.d' for storing RC.
[02/02 17:45:24    257s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d'. 7083 times net's RC data read were performed.
[02/02 17:45:25    257s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1283.082M)
[02/02 17:45:25    257s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d' for reading.
[02/02 17:45:25    257s] processing rcdb (/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d) for hinst (top) of cell (RISCV);
[02/02 17:45:26    257s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:01.0, current mem=1283.082M)
[02/02 17:45:26    257s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.5  Real Time: 0:00:29.0  MEM: 1283.082M)
[02/02 17:45:26    258s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 17:45:29    258s] #################################################################################
[02/02 17:45:29    258s] # Design Stage: PostRoute
[02/02 17:45:29    258s] # Design Name: RISCV
[02/02 17:45:29    258s] # Design Mode: 90nm
[02/02 17:45:29    258s] # Analysis Mode: MMMC OCV 
[02/02 17:45:29    258s] # Parasitics Mode: SPEF/RCDB
[02/02 17:45:29    258s] # Signoff Settings: SI On 
[02/02 17:45:29    258s] #################################################################################
[02/02 17:45:35    258s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:45:35    258s] Setting infinite Tws ...
[02/02 17:45:35    258s] First Iteration Infinite Tw... 
[02/02 17:45:35    258s] Calculate early delays in OCV mode...
[02/02 17:45:35    258s] Calculate late delays in OCV mode...
[02/02 17:45:35    258s] Topological Sorting (REAL = 0:00:00.0, MEM = 1281.1M, InitMEM = 1281.1M)
[02/02 17:45:35    258s] Start delay calculation (fullDC) (1 T). (MEM=1281.08)
[02/02 17:45:36    258s] Initializing multi-corner capacitance tables ... 
[02/02 17:45:36    258s] Initializing multi-corner resistance tables ...
[02/02 17:45:39    259s] End AAE Lib Interpolated Model. (MEM=1297.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:45:39    259s] Opening parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d' for reading.
[02/02 17:45:39    259s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1297.3M)
[02/02 17:45:39    259s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:46:55    266s] Total number of fetched objects 8174
[02/02 17:46:55    266s] AAE_INFO-618: Total number of nets in the design is 7090,  100.0 percent of the nets selected for SI analysis
[02/02 17:46:56    266s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[02/02 17:46:56    266s] End delay calculation. (MEM=1354.53 CPU=0:00:07.0 REAL=0:01:14)
[02/02 17:46:56    266s] End delay calculation (fullDC). (MEM=1354.53 CPU=0:00:07.6 REAL=0:01:21)
[02/02 17:46:56    266s] *** CDM Built up (cpu=0:00:08.2  real=0:01:27  mem= 1354.5M) ***
[02/02 17:47:04    267s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1354.5M)
[02/02 17:47:04    267s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 17:47:04    267s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1354.5M)
[02/02 17:47:04    267s] Starting SI iteration 2
[02/02 17:47:06    267s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:47:06    267s] Calculate early delays in OCV mode...
[02/02 17:47:06    267s] Calculate late delays in OCV mode...
[02/02 17:47:06    267s] Start delay calculation (fullDC) (1 T). (MEM=1362.57)
[02/02 17:47:07    267s] End AAE Lib Interpolated Model. (MEM=1362.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:47:10    267s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 17:47:10    267s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8174. 
[02/02 17:47:10    267s] Total number of fetched objects 8174
[02/02 17:47:10    267s] AAE_INFO-618: Total number of nets in the design is 7090,  0.0 percent of the nets selected for SI analysis
[02/02 17:47:10    267s] End delay calculation. (MEM=1330.57 CPU=0:00:00.2 REAL=0:00:03.0)
[02/02 17:47:10    267s] End delay calculation (fullDC). (MEM=1330.57 CPU=0:00:00.3 REAL=0:00:04.0)
[02/02 17:47:10    267s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1330.6M) ***
[02/02 17:47:15    268s] Effort level <high> specified for reg2reg path_group
[02/02 17:47:17    268s] End AAE Lib Interpolated Model. (MEM=1247.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:47:17    268s] Begin: glitch net info
[02/02 17:47:18    268s] glitch slack range: number of glitch nets
[02/02 17:47:18    268s] glitch slack < -0.32 : 0
[02/02 17:47:18    268s] -0.32 < glitch slack < -0.28 : 0
[02/02 17:47:18    268s] -0.28 < glitch slack < -0.24 : 0
[02/02 17:47:18    268s] -0.24 < glitch slack < -0.2 : 0
[02/02 17:47:18    268s] -0.2 < glitch slack < -0.16 : 0
[02/02 17:47:18    268s] -0.16 < glitch slack < -0.12 : 0
[02/02 17:47:18    268s] -0.12 < glitch slack < -0.08 : 0
[02/02 17:47:18    268s] -0.08 < glitch slack < -0.04 : 0
[02/02 17:47:18    268s] -0.04 < glitch slack : 0
[02/02 17:47:18    268s] End: glitch net info
[02/02 17:47:41    270s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |  0.937  |  0.002  |
|           TNS (ns):|  0.000  | -0.000  | -0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3299   |  1658   |  2919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.035%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
[02/02 17:47:41    270s] Total CPU time: 14.94 sec
[02/02 17:47:41    270s] Total Real time: 165.0 sec
[02/02 17:47:41    270s] Total Memory Usage: 1245.335938 Mbytes
[02/02 17:47:41    270s] Reset AAE Options
[02/02 17:50:30    275s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea true -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
[02/02 17:50:30    275s] <CMD> verifyGeometry
[02/02 17:50:30    275s]  *** Starting Verify Geometry (MEM: 1245.3) ***
[02/02 17:50:30    275s] 
[02/02 17:50:30    275s] **WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
[02/02 17:50:30    275s]   VERIFY GEOMETRY ...... Starting Verification
[02/02 17:50:30    275s]   VERIFY GEOMETRY ...... Initializing
[02/02 17:50:30    275s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/02 17:50:30    275s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/02 17:50:30    275s]                   ...... bin size: 2160
[02/02 17:50:30    275s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/02 17:51:13    279s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/02 17:51:13    279s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/02 17:51:13    279s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[02/02 17:51:13    279s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/02 17:51:14    279s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[02/02 17:51:14    279s] VG: elapsed time: 44.00
[02/02 17:51:14    279s] Begin Summary ...
[02/02 17:51:14    279s]   Cells       : 0
[02/02 17:51:14    279s]   SameNet     : 0
[02/02 17:51:14    279s]   Wiring      : 0
[02/02 17:51:14    279s]   Antenna     : 0
[02/02 17:51:14    279s]   Short       : 0
[02/02 17:51:14    279s]   Overlap     : 0
[02/02 17:51:14    279s] End Summary
[02/02 17:51:14    279s] 
[02/02 17:51:14    279s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/02 17:51:14    279s] 
[02/02 17:51:14    279s] **********End: VERIFY GEOMETRY**********
[02/02 17:51:14    279s]  *** verify geometry (CPU: 0:00:04.1  MEM: 189.6M)
[02/02 17:51:14    279s] 
[02/02 17:51:14    279s] <CMD> setVerifyGeometryMode -area { 0 0 0 0 }
[02/02 17:51:26    280s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[02/02 17:51:26    280s] VERIFY_CONNECTIVITY use new engine.
[02/02 17:51:26    280s] 
[02/02 17:51:26    280s] ******** Start: VERIFY CONNECTIVITY ********
[02/02 17:51:26    280s] Start Time: Tue Feb  2 17:51:26 2021
[02/02 17:51:26    280s] 
[02/02 17:51:26    280s] Design Name: RISCV
[02/02 17:51:26    280s] Database Units: 2000
[02/02 17:51:26    280s] Design Boundary: (0.0000, 0.0000) (170.2400, 169.6800)
[02/02 17:51:26    280s] Error Limit = 1000; Warning Limit = 50
[02/02 17:51:26    280s] Check all nets
[02/02 17:51:32    280s] **** 17:51:32 **** Processed 5000 nets.
[02/02 17:51:36    281s] 
[02/02 17:51:36    281s] Begin Summary 
[02/02 17:51:36    281s]   Found no problems or warnings.
[02/02 17:51:36    281s] End Summary
[02/02 17:51:36    281s] 
[02/02 17:51:36    281s] End Time: Tue Feb  2 17:51:36 2021
[02/02 17:51:36    281s] Time Elapsed: 0:00:10.0
[02/02 17:51:36    281s] 
[02/02 17:51:36    281s] ******** End: VERIFY CONNECTIVITY ********
[02/02 17:51:36    281s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/02 17:51:36    281s]   (CPU Time: 0:00:00.8  MEM: 0.000M)
[02/02 17:51:36    281s] 
[02/02 17:52:47    283s] <CMD> reportGateCount -level 5 -limit 100 -outfile RISCV.gateCount
[02/02 17:52:47    283s] Gate area 0.7980 um^2
[02/02 17:52:47    283s] [0] RISCV Gates=18569 Cells=6554 Area=14818.1 um^2
[02/02 17:53:15    284s] <CMD> saveNetlist RISCV.v
[02/02 17:53:15    284s] Writing Netlist "RISCV.v" ...
[02/02 17:53:33    284s] <CMD> all_hold_analysis_views 
[02/02 17:53:33    284s] <CMD> all_setup_analysis_views 
[02/02 17:53:46    285s] <CMD> write_sdf  -ideal_clock_network RISCV.sdf
[02/02 17:53:47    285s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[02/02 17:53:47    285s] Starting SI iteration 1 using Infinite Timing Windows
[02/02 17:53:49    285s] #################################################################################
[02/02 17:53:49    285s] # Design Stage: PostRoute
[02/02 17:53:49    285s] # Design Name: RISCV
[02/02 17:53:49    285s] # Design Mode: 90nm
[02/02 17:53:49    285s] # Analysis Mode: MMMC OCV 
[02/02 17:53:49    285s] # Parasitics Mode: SPEF/RCDB
[02/02 17:53:49    285s] # Signoff Settings: SI On 
[02/02 17:53:49    285s] #################################################################################
[02/02 17:53:56    286s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:53:56    286s] Setting infinite Tws ...
[02/02 17:53:56    286s] First Iteration Infinite Tw... 
[02/02 17:53:57    286s] Topological Sorting (REAL = 0:00:01.0, MEM = 1426.7M, InitMEM = 1426.7M)
[02/02 17:53:57    286s] Start delay calculation (fullDC) (1 T). (MEM=1426.71)
[02/02 17:53:59    286s] End AAE Lib Interpolated Model. (MEM=1434.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:55:12    293s] Total number of fetched objects 8174
[02/02 17:55:12    293s] AAE_INFO-618: Total number of nets in the design is 7090,  100.0 percent of the nets selected for SI analysis
[02/02 17:55:14    293s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:02.0)
[02/02 17:55:14    293s] End delay calculation. (MEM=1508.02 CPU=0:00:06.7 REAL=0:01:12)
[02/02 17:55:14    293s] End delay calculation (fullDC). (MEM=1508.02 CPU=0:00:07.2 REAL=0:01:17)
[02/02 17:55:14    293s] *** CDM Built up (cpu=0:00:07.8  real=0:01:25  mem= 1508.0M) ***
[02/02 17:55:22    294s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1508.0M)
[02/02 17:55:22    294s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/02 17:55:23    294s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1508.0M)
[02/02 17:55:23    294s] Starting SI iteration 2
[02/02 17:55:23    294s] AAE_INFO: 1 threads acquired from CTE.
[02/02 17:55:23    294s] Start delay calculation (fullDC) (1 T). (MEM=1508.02)
[02/02 17:55:24    294s] End AAE Lib Interpolated Model. (MEM=1508.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/02 17:55:27    294s] Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
[02/02 17:55:27    294s] Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 8174. 
[02/02 17:55:27    294s] Total number of fetched objects 8174
[02/02 17:55:27    294s] AAE_INFO-618: Total number of nets in the design is 7090,  0.0 percent of the nets selected for SI analysis
[02/02 17:55:27    294s] End delay calculation. (MEM=1476.01 CPU=0:00:00.2 REAL=0:00:03.0)
[02/02 17:55:27    294s] End delay calculation (fullDC). (MEM=1476.01 CPU=0:00:00.3 REAL=0:00:04.0)
[02/02 17:55:27    294s] *** CDM Built up (cpu=0:00:00.3  real=0:00:04.0  mem= 1476.0M) ***
[02/02 17:59:39    303s] <CMD> saveDesign RISCV.enc
[02/02 17:59:39    303s] The in-memory database contained RC information but was not saved. To save 
[02/02 17:59:39    303s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/02 17:59:39    303s] so it should only be saved when it is really desired.
[02/02 17:59:40    303s] #% Begin save design ... (date=02/02 17:59:39, mem=1218.3M)
[02/02 17:59:40    303s] % Begin Save netlist data ... (date=02/02 17:59:40, mem=1218.9M)
[02/02 17:59:40    303s] Writing Binary DB to RISCV.enc.dat.tmp/RISCV.v.bin in single-threaded mode...
[02/02 17:59:41    303s] % End Save netlist data ... (date=02/02 17:59:41, total cpu=0:00:00.1, real=0:00:01.0, peak res=1218.9M, current mem=1218.9M)
[02/02 17:59:42    303s] % Begin Save AAE data ... (date=02/02 17:59:41, mem=1218.9M)
[02/02 17:59:42    303s] Saving AAE Data ...
[02/02 17:59:42    303s] % End Save AAE data ... (date=02/02 17:59:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1219.0M, current mem=1219.0M)
[02/02 17:59:43    304s] % Begin Save clock tree data ... (date=02/02 17:59:42, mem=1219.7M)
[02/02 17:59:43    304s] % End Save clock tree data ... (date=02/02 17:59:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1219.7M, current mem=1219.7M)
[02/02 17:59:43    304s] Saving preference file RISCV.enc.dat.tmp/gui.pref.tcl ...
[02/02 17:59:44    304s] Saving mode setting ...
[02/02 17:59:44    304s] Saving global file ...
[02/02 17:59:45    304s] % Begin Save floorplan data ... (date=02/02 17:59:45, mem=1219.8M)
[02/02 17:59:45    304s] Saving floorplan file ...
[02/02 17:59:47    304s] % End Save floorplan data ... (date=02/02 17:59:46, total cpu=0:00:00.1, real=0:00:02.0, peak res=1220.0M, current mem=1220.0M)
[02/02 17:59:47    304s] Saving Drc markers ...
[02/02 17:59:47    304s] ... No Drc file written since there is no markers found.
[02/02 17:59:47    304s] % Begin Save placement data ... (date=02/02 17:59:47, mem=1220.1M)
[02/02 17:59:47    304s] ** Saving stdCellPlacement_binary (version# 1) ...
[02/02 17:59:47    304s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1467.9M) ***
[02/02 17:59:48    304s] % End Save placement data ... (date=02/02 17:59:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=1220.1M, current mem=1220.1M)
[02/02 17:59:48    304s] % Begin Save routing data ... (date=02/02 17:59:48, mem=1220.1M)
[02/02 17:59:48    304s] Saving route file ...
[02/02 17:59:55    304s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:07.0 mem=1467.9M) ***
[02/02 17:59:55    304s] % End Save routing data ... (date=02/02 17:59:55, total cpu=0:00:00.3, real=0:00:07.0, peak res=1220.1M, current mem=1220.1M)
[02/02 17:59:55    304s] Saving property file RISCV.enc.dat.tmp/RISCV.prop
[02/02 17:59:56    304s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1467.9M) ***
[02/02 17:59:56    304s] #Saving pin access info...
[02/02 17:59:56    304s] #
[02/02 17:59:57    304s] % Begin Save power constraints data ... (date=02/02 17:59:56, mem=1220.3M)
[02/02 17:59:57    304s] % End Save power constraints data ... (date=02/02 17:59:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1220.3M, current mem=1220.3M)
[02/02 18:00:03    305s] Generated self-contained design RISCV.enc.dat.tmp
[02/02 18:00:03    305s] Closing parasitic data file '/tmp/innovus_temp_21932_localhost.localdomain_isa30_Hei0Bd/RISCV_21932_T0sqsg.rcdb.d'. 7082 times net's RC data read were performed.
[02/02 18:00:04    305s] #% End save design ... (date=02/02 18:00:03, total cpu=0:00:01.5, real=0:00:24.0, peak res=1220.3M, current mem=968.5M)
[02/02 18:00:04    305s] *** Message Summary: 0 warning(s), 0 error(s)
[02/02 18:00:04    305s] 
[02/02 18:04:14    313s] <CMD> saveDesign RISCVfinal.enc
[02/02 18:04:14    313s] The in-memory database contained RC information but was not saved. To save 
[02/02 18:04:14    313s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/02 18:04:14    313s] so it should only be saved when it is really desired.
[02/02 18:04:14    313s] #% Begin save design ... (date=02/02 18:04:14, mem=968.5M)
[02/02 18:04:14    313s] % Begin Save netlist data ... (date=02/02 18:04:14, mem=968.5M)
[02/02 18:04:14    313s] Writing Binary DB to RISCVfinal.enc.dat/RISCV.v.bin in single-threaded mode...
[02/02 18:04:14    313s] % End Save netlist data ... (date=02/02 18:04:14, total cpu=0:00:00.1, real=0:00:00.0, peak res=969.2M, current mem=969.2M)
[02/02 18:04:16    313s] % Begin Save AAE data ... (date=02/02 18:04:14, mem=969.2M)
[02/02 18:04:16    313s] Saving AAE Data ...
[02/02 18:04:16    313s] % End Save AAE data ... (date=02/02 18:04:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=969.2M, current mem=969.2M)
[02/02 18:04:16    313s] % Begin Save clock tree data ... (date=02/02 18:04:16, mem=969.2M)
[02/02 18:04:17    313s] % End Save clock tree data ... (date=02/02 18:04:16, total cpu=0:00:00.0, real=0:00:01.0, peak res=969.2M, current mem=969.2M)
[02/02 18:04:17    313s] Saving preference file RISCVfinal.enc.dat/gui.pref.tcl ...
[02/02 18:04:17    313s] Saving mode setting ...
[02/02 18:04:17    313s] Saving global file ...
[02/02 18:04:18    313s] % Begin Save floorplan data ... (date=02/02 18:04:18, mem=969.2M)
[02/02 18:04:18    313s] Saving floorplan file ...
[02/02 18:04:19    313s] % End Save floorplan data ... (date=02/02 18:04:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=969.2M, current mem=969.2M)
[02/02 18:04:19    313s] Saving Drc markers ...
[02/02 18:04:19    313s] ... No Drc file written since there is no markers found.
[02/02 18:04:20    313s] % Begin Save placement data ... (date=02/02 18:04:19, mem=969.2M)
[02/02 18:04:20    313s] ** Saving stdCellPlacement_binary (version# 1) ...
[02/02 18:04:20    313s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1299.9M) ***
[02/02 18:04:20    313s] % End Save placement data ... (date=02/02 18:04:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=969.3M, current mem=969.3M)
[02/02 18:04:21    313s] % Begin Save routing data ... (date=02/02 18:04:20, mem=969.3M)
[02/02 18:04:21    313s] Saving route file ...
[02/02 18:04:26    314s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:05.0 mem=1299.9M) ***
[02/02 18:04:26    314s] % End Save routing data ... (date=02/02 18:04:26, total cpu=0:00:00.3, real=0:00:05.0, peak res=970.3M, current mem=970.3M)
[02/02 18:04:26    314s] Saving property file RISCVfinal.enc.dat/RISCV.prop
[02/02 18:04:27    314s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=1299.9M) ***
[02/02 18:04:27    314s] #Saving pin access info...
[02/02 18:04:27    314s] #
[02/02 18:04:27    314s] % Begin Save power constraints data ... (date=02/02 18:04:27, mem=970.3M)
[02/02 18:04:28    314s] % End Save power constraints data ... (date=02/02 18:04:27, total cpu=0:00:00.0, real=0:00:01.0, peak res=970.3M, current mem=970.3M)
[02/02 18:04:32    314s] Generated self-contained design RISCVfinal.enc.dat
[02/02 18:04:32    314s] #% End save design ... (date=02/02 18:04:32, total cpu=0:00:01.2, real=0:00:18.0, peak res=970.3M, current mem=964.1M)
[02/02 18:04:32    314s] *** Message Summary: 0 warning(s), 0 error(s)
[02/02 18:04:32    314s] 
[02/02 18:04:44    314s] 
[02/02 18:04:44    314s] *** Memory Usage v#1 (Current mem = 1291.941M, initial mem = 179.684M) ***
[02/02 18:04:44    314s] 
[02/02 18:04:44    314s] *** Summary of all messages that are not suppressed in this session:
[02/02 18:04:44    314s] Severity  ID               Count  Summary                                  
[02/02 18:04:44    314s] WARNING   IMPEXT-3530          9  The process node is not set. Use the com...
[02/02 18:04:44    314s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[02/02 18:04:44    314s] WARNING   IMPVFG-257           2  verifyGeometry command is replaced by ve...
[02/02 18:04:44    314s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[02/02 18:04:44    314s] WARNING   IMPOPT-3588          1  %s is not a cell!                        
[02/02 18:04:44    314s] WARNING   IMPOPT-576           2  %d nets have unplaced terms.             
[02/02 18:04:44    314s] ERROR     IMPOPT-628           1  No equivalent cell found in the library ...
[02/02 18:04:44    314s] WARNING   IMPOPT-665         332  %s : Net has unplaced terms or is connec...
[02/02 18:04:44    314s] WARNING   IMPTCM-77            4  Option "%s" for command %s is obsolete a...
[02/02 18:04:44    314s] WARNING   PRL-280              3  The elapsed time (%.0f sec) of the threa...
[02/02 18:04:44    314s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/02 18:04:44    314s] WARNING   SDF-808              1  The software is currently operating in a...
[02/02 18:04:44    314s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[02/02 18:04:44    314s] *** Message Summary: 378 warning(s), 1 error(s)
[02/02 18:04:44    314s] 
[02/02 18:04:44    314s] --- Ending "Innovus" (totcpu=0:05:15, real=1:20:57, mem=1291.9M) ---
