{
  "module_name": "priv.h",
  "hash_id": "79a25cd54762dc6c4bf2ad1f3ae33ace4c97052088c2b82996ed2193da9d6241",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/nvkm/subdev/mc/priv.h",
  "human_readable_source": " \n#ifndef __NVKM_MC_PRIV_H__\n#define __NVKM_MC_PRIV_H__\n#define nvkm_mc(p) container_of((p), struct nvkm_mc, subdev)\n#include <subdev/mc.h>\n\nint nvkm_mc_new_(const struct nvkm_mc_func *, struct nvkm_device *, enum nvkm_subdev_type, int,\n\t\t struct nvkm_mc **);\n\nstruct nvkm_mc_map {\n\tu32 stat;\n\tenum nvkm_subdev_type type;\n\tint inst;\n\tbool noauto;\n};\n\nstruct nvkm_mc_func {\n\tvoid (*init)(struct nvkm_mc *);\n\n\tconst struct nvkm_intr_func *intr;\n\tconst struct nvkm_intr_data *intrs;\n\tbool intr_nonstall;\n\n\tconst struct nvkm_mc_device_func {\n\t\tbool (*enabled)(struct nvkm_mc *, u32 mask);\n\t\tvoid (*enable)(struct nvkm_mc *, u32 mask);\n\t\tvoid (*disable)(struct nvkm_mc *, u32 mask);\n\t} *device;\n\n\tconst struct nvkm_mc_map *reset;\n\n\tvoid (*unk260)(struct nvkm_mc *, u32);\n};\n\nvoid nv04_mc_init(struct nvkm_mc *);\nextern const struct nvkm_intr_func nv04_mc_intr;\nbool nv04_mc_intr_pending(struct nvkm_intr *);\nvoid nv04_mc_intr_unarm(struct nvkm_intr *);\nvoid nv04_mc_intr_rearm(struct nvkm_intr *);\nextern const struct nvkm_mc_device_func nv04_mc_device;\nextern const struct nvkm_mc_map nv04_mc_reset[];\n\nextern const struct nvkm_intr_data nv17_mc_intrs[];\nextern const struct nvkm_mc_map nv17_mc_reset[];\n\nvoid nv44_mc_init(struct nvkm_mc *);\n\nvoid nv50_mc_init(struct nvkm_mc *);\n\nextern const struct nvkm_intr_func gt215_mc_intr;\nvoid gf100_mc_unk260(struct nvkm_mc *, u32);\n\nvoid gk104_mc_init(struct nvkm_mc *);\nextern const struct nvkm_intr_data gk104_mc_intrs[];\nextern const struct nvkm_mc_map gk104_mc_reset[];\n\nextern const struct nvkm_intr_func gp100_mc_intr;\nextern const struct nvkm_intr_data gp100_mc_intrs[];\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}