
*** Running vivado
    with args -log Memory.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Memory.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Memory.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/D4nny/Documents/HDL/Cache/vivado2023.2/vivado2023.2.srcs/utils_1/imports/synth_1/InstrL1.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/D4nny/Documents/HDL/Cache/vivado2023.2/vivado2023.2.srcs/utils_1/imports/synth_1/InstrL1.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Memory -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27236
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 951.727 ; gain = 437.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/D4nny/Documents/HDL/Cache/rtl/Memory.sv:23]
INFO: [Synth 8-6157] synthesizing module 'InstrL1' [C:/Users/D4nny/Documents/HDL/Cache/rtl/InstructionL1.sv:20]
	Parameter WORD_SIZE bound to: 32 - type: integer 
	Parameter ADDR_SIZE bound to: 14 - type: integer 
	Parameter LINES_PER_SET bound to: 32 - type: integer 
	Parameter WORDS_PER_LINE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'InstrL1' (0#1) [C:/Users/D4nny/Documents/HDL/Cache/rtl/InstructionL1.sv:20]
INFO: [Synth 8-6157] synthesizing module 'DataL1' [C:/Users/D4nny/Documents/HDL/Cache/rtl/DataL1.sv:26]
	Parameter WORD_SIZE bound to: 32 - type: integer 
	Parameter ADDR_SIZE bound to: 32 - type: integer 
	Parameter LINES_PER_SET bound to: 32 - type: integer 
	Parameter WORDS_PER_LINE bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/D4nny/Documents/HDL/Cache/rtl/DataL1.sv:160]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/D4nny/Documents/HDL/Cache/rtl/DataL1.sv:168]
INFO: [Synth 8-6155] done synthesizing module 'DataL1' (0#1) [C:/Users/D4nny/Documents/HDL/Cache/rtl/DataL1.sv:26]
INFO: [Synth 8-6157] synthesizing module 'CacheLineAdapter' [C:/Users/D4nny/Documents/HDL/Cache/rtl/CacheLineAdapter.sv:20]
	Parameter WORD_SIZE bound to: 32 - type: integer 
	Parameter WORDS_PER_LINE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CacheLineAdapter' (0#1) [C:/Users/D4nny/Documents/HDL/Cache/rtl/CacheLineAdapter.sv:20]
INFO: [Synth 8-6157] synthesizing module 'MainMemory' [C:/Users/D4nny/Documents/HDL/Cache/rtl/MainMemory.sv:17]
	Parameter DELAY_BITS bound to: 3 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'otter_mem.mem' is read successfully [C:/Users/D4nny/Documents/HDL/Cache/rtl/MainMemory.sv:48]
INFO: [Synth 8-6155] done synthesizing module 'MainMemory' (0#1) [C:/Users/D4nny/Documents/HDL/Cache/rtl/MainMemory.sv:17]
INFO: [Synth 8-6157] synthesizing module 'CacheController' [C:/Users/D4nny/Documents/HDL/Cache/rtl/cacheController.sv:31]
INFO: [Synth 8-226] default block is never used [C:/Users/D4nny/Documents/HDL/Cache/rtl/cacheController.sv:91]
INFO: [Synth 8-6155] done synthesizing module 'CacheController' (0#1) [C:/Users/D4nny/Documents/HDL/Cache/rtl/cacheController.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [C:/Users/D4nny/Documents/HDL/Cache/rtl/Memory.sv:23]
WARNING: [Synth 8-7129] Port MEM_ADDR[29] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[28] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[27] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[26] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[25] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[24] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[23] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[22] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[21] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[20] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[19] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[18] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[17] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[16] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[15] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_ADDR[14] in module MainMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[4] in module CacheLineAdapter is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[3] in module CacheLineAdapter is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[2] in module CacheLineAdapter is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[1] in module CacheLineAdapter is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr_i[0] in module CacheLineAdapter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1075.887 ; gain = 561.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.887 ; gain = 561.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.887 ; gain = 561.250
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CacheController'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 |                              000
                CHECK_L1 |                              001 |                              001
              FETCH_IMEM |                              010 |                              010
               FILL_IMEM |                              011 |                              011
                 WB_DMEM |                              100 |                              100
                 FILL_MM |                              101 |                              101
              FETCH_DMEM |                              110 |                              110
               FILL_DMEM |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CacheController'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1075.887 ; gain = 561.250
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 8     
	                3 Bit    Registers := 1     
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	               8K Bit	(32 X 256 bit)          RAMs := 4     
	              704 Bit	(32 X 22 bit)          RAMs := 2     
	              192 Bit	(32 X 6 bit)          RAMs := 2     
+---Muxes : 
	   2 Input  256 Bit        Muxes := 11    
	   4 Input  256 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 25    
	   8 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	  19 Input    3 Bit        Muxes := 1     
	   8 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6851] RAM (instr_mem/set1_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (instr_mem/set0_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1396.887 ; gain = 882.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object                         | Inference | Size (Depth x Width) | Primitives        | 
+------------+------------------------------------+-----------+----------------------+-------------------+
|Memory      | instr_mem/tag0_reg                 | Implied   | 32 x 6               | RAM32X1S x 6      | 
|Memory      | instr_mem/tag1_reg                 | Implied   | 32 x 6               | RAM32X1S x 6      | 
|Memory      | instr_mem/set1_reg                 | Implied   | 32 x 256             | RAM32X1S x 256    | 
|Memory      | instr_mem/set0_reg                 | Implied   | 32 x 256             | RAM32X1S x 256    | 
|data_mem    | tag0_reg                           | Implied   | 32 x 22              | RAM32X1S x 22     | 
|data_mem    | tag1_reg                           | Implied   | 32 x 22              | RAM32X1S x 22     | 
|data_mem    | set0_reg                           | Implied   | 32 x 256             | RAM32X1S x 256    | 
|data_mem    | set1_reg                           | Implied   | 32 x 256             | RAM32X1S x 256    | 
|Memory      | main_memory/memory_reg             | Implied   | 16 K x 32            | RAM256X1S x 2048  | 
|Memory      | cache_line_adapter/line_buffer_reg | Implied   | 8 x 32               | RAM16X1S x 32     | 
+------------+------------------------------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1396.887 ; gain = 882.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------------------------------+-----------+----------------------+-------------------+
|Module Name | RTL Object                         | Inference | Size (Depth x Width) | Primitives        | 
+------------+------------------------------------+-----------+----------------------+-------------------+
|Memory      | instr_mem/tag0_reg                 | Implied   | 32 x 6               | RAM32X1S x 6      | 
|Memory      | instr_mem/tag1_reg                 | Implied   | 32 x 6               | RAM32X1S x 6      | 
|Memory      | instr_mem/set1_reg                 | Implied   | 32 x 256             | RAM32X1S x 256    | 
|Memory      | instr_mem/set0_reg                 | Implied   | 32 x 256             | RAM32X1S x 256    | 
|data_mem    | tag0_reg                           | Implied   | 32 x 22              | RAM32X1S x 22     | 
|data_mem    | tag1_reg                           | Implied   | 32 x 22              | RAM32X1S x 22     | 
|data_mem    | set0_reg                           | Implied   | 32 x 256             | RAM32X1S x 256    | 
|data_mem    | set1_reg                           | Implied   | 32 x 256             | RAM32X1S x 256    | 
|Memory      | main_memory/memory_reg             | Implied   | 16 K x 32            | RAM256X1S x 2048  | 
|Memory      | cache_line_adapter/line_buffer_reg | Implied   | 8 x 32               | RAM16X1S x 32     | 
+------------+------------------------------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1396.887 ; gain = 882.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1396.887 ; gain = 882.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1396.887 ; gain = 882.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1396.887 ; gain = 882.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1396.887 ; gain = 882.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1396.887 ; gain = 882.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1396.887 ; gain = 882.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |     4|
|3     |LUT1      |     2|
|4     |LUT2      |    48|
|5     |LUT3      |   331|
|6     |LUT4      |   264|
|7     |LUT5      |   281|
|8     |LUT6      |  1768|
|9     |MUXF7     |   247|
|10    |MUXF8     |   110|
|11    |RAM16X1S  |    32|
|12    |RAM256X1S |  2048|
|13    |RAM32X1S  |  1080|
|14    |FDRE      |   275|
|15    |IBUF      |    86|
|16    |OBUF      |    66|
+------+----------+------+

Report Instance Areas: 
+------+---------------------+-----------------+------+
|      |Instance             |Module           |Cells |
+------+---------------------+-----------------+------+
|1     |top                  |                 |  6643|
|2     |  cache_controller   |CacheController  |   881|
|3     |  cache_line_adapter |CacheLineAdapter |   959|
|4     |  data_mem           |DataL1           |   908|
|5     |  instr_mem          |InstrL1          |   810|
|6     |  main_memory        |MainMemory       |  2931|
+------+---------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1396.887 ; gain = 882.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1396.887 ; gain = 882.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1396.887 ; gain = 882.250
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 1396.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3521 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3128 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1409.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3160 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 32 instances
  RAM256X1S => RAM256X1S (inverted pins: WCLK) (MUXF7(x2), MUXF8, RAMS64E(x4)): 2048 instances
  RAM32X1S => RAM32X1S (inverted pins: WCLK) (RAMS32): 1080 instances

The system cannot find the path specified.
Synth Design complete | Checksum: f75243a8
INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1409.730 ; gain = 902.699
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1409.730 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/D4nny/Documents/HDL/Cache/vivado2023.2/vivado2023.2.runs/synth_1/Memory.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Memory_utilization_synth.rpt -pb Memory_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 18 00:41:33 2024...
