#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar 29 16:39:09 2023
# Process ID: 22012
# Current directory: C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.runs/synth_1
# Command line: vivado.exe -log Control_Unit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Control_Unit.tcl
# Log file: C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.runs/synth_1/Control_Unit.vds
# Journal file: C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.runs/synth_1\vivado.jou
# Running On: DESKTOP-M09HIOT, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 4, Host memory: 8472 MB
#-----------------------------------------------------------
source Control_Unit.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 384.938 ; gain = 63.109
Command: synth_design -top Control_Unit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1148
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 822.215 ; gain = 412.457
---------------------------------------------------------------------------------
WARNING: [Synth 8-10729] formal port 'counter_values' of mode 'inout' cannot be associated with actual port 'counter_values' of mode 'buffer' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:91]
INFO: [Synth 8-638] synthesizing module 'Control_Unit' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:34]
INFO: [Synth 8-3491] module 'Button_Debouncer' declared at 'C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/button_debouncer.vhd:27' bound to instance 'btn_debouncer' of component 'Button_Debouncer' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:77]
INFO: [Synth 8-638] synthesizing module 'Button_Debouncer' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/button_debouncer.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Button_Debouncer' (0#1) [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/button_debouncer.vhd:36]
INFO: [Synth 8-3491] module 'Counter' declared at 'C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/counter.vhd:38' bound to instance 'ctr' of component 'Counter' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:85]
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/counter.vhd:48]
WARNING: [Synth 8-614] signal 'pause' is read in the process but is not in the sensitivity list [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/counter.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Counter' (0#1) [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/counter.vhd:48]
INFO: [Synth 8-3491] module 'Display' declared at 'C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/display.vhd:27' bound to instance 'disp' of component 'Display' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:94]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/display.vhd:37]
INFO: [Synth 8-226] default block is never used [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/display.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'Display' (0#1) [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/display.vhd:37]
INFO: [Synth 8-637] synthesizing blackbox instance 'w_light' of component 'WarningLight' [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:103]
INFO: [Synth 8-256] done synthesizing module 'Control_Unit' (0#1) [C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.srcs/sources_1/new/control_unit.v:34]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 912.965 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 912.965 ; gain = 503.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 912.965 ; gain = 503.207
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Button_Debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                wait_low |                              010 |                               01
               wait_high |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Button_Debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 912.965 ; gain = 503.207
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (btn_debouncer/FSM_onehot_state_reg[2]) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (btn_debouncer/FSM_onehot_state_reg[1]) is unused and will be removed from module Control_Unit.
WARNING: [Synth 8-3332] Sequential element (btn_debouncer/FSM_onehot_state_reg[0]) is unused and will be removed from module Control_Unit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 1105.512 ; gain = 695.754
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1105.512 ; gain = 695.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1105.512 ; gain = 695.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1105.512 ; gain = 695.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1105.512 ; gain = 695.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1105.512 ; gain = 695.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1105.512 ; gain = 695.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1105.512 ; gain = 695.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1105.512 ; gain = 695.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |WarningLight  |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |WarningLight_bbox |     1|
|2     |BUFG              |     1|
|3     |LUT1              |     5|
|4     |LUT2              |    14|
|5     |LUT3              |     7|
|6     |LUT4              |    13|
|7     |LUT5              |     4|
|8     |LUT6              |    10|
|9     |FDCE              |    28|
|10    |FDRE              |     2|
|11    |IBUF              |     7|
|12    |OBUF              |    28|
+------+------------------+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |   120|
|2     |  ctr    |Counter |    47|
|3     |  disp   |Display |    34|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1105.512 ; gain = 695.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1105.512 ; gain = 695.754
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:47 . Memory (MB): peak = 1105.512 ; gain = 695.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1113.293 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1207.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 427fd867
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:01:05 . Memory (MB): peak = 1207.172 ; gain = 822.234
INFO: [Common 17-1381] The checkpoint 'C:/Users/lewic/OneDrive/Documents/GitHub/VHDLproject/CONTENTMENT BUTTONS.runs/synth_1/Control_Unit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Control_Unit_utilization_synth.rpt -pb Control_Unit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 29 16:40:38 2023...
