

================================================================
== Vitis HLS Report for 'event_queue_kernel_Pipeline_VITIS_LOOP_330_1'
================================================================
* Date:           Wed Aug  7 18:38:58 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.150 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_330_1  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      99|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     122|    -|
|Register         |        -|     -|     194|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     194|     273|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+---+----+-----+
    |     Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------+---------------+---------+----+---+----+-----+
    |mux_42_16_1_1_U1  |mux_42_16_1_1  |        0|   0|  0|  20|    0|
    +------------------+---------------+---------+----+---+----+-----+
    |Total             |               |        0|   0|  0|  20|    0|
    +------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln886_fu_170_p2                |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op33_store_state3     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1065_fu_211_p2              |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1069_fu_144_p2              |      icmp|   0|  0|  13|          16|           2|
    |icmp_ln1081_1_fu_222_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln1081_fu_156_p2              |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  99|         117|          75|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                            | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_current_V_2                                |  14|          3|   16|         48|
    |ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_0_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_1_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_2_load  |   9|          2|   16|         32|
    |ap_sig_allocacmp_g_event_queue_lp_oldest_unissued_V_3_load  |   9|          2|   16|         32|
    |current_V_1_fu_58                                           |   9|          2|   16|         32|
    |g_event_queue_lp_oldest_unissued_V_0_o                      |   9|          2|   16|         32|
    |g_event_queue_lp_oldest_unissued_V_1_o                      |   9|          2|   16|         32|
    |g_event_queue_lp_oldest_unissued_V_2_o                      |   9|          2|   16|         32|
    |g_event_queue_lp_oldest_unissued_V_3_o                      |   9|          2|   16|         32|
    |g_event_queue_unissued_size_V_o                             |   9|          2|   16|         32|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                       | 122|         27|  178|        372|
    +------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                               | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                          |   1|   0|    1|          0|
    |ap_done_reg                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                                   |   1|   0|    1|          0|
    |current_V_1_fu_58                                                  |  16|   0|   16|          0|
    |current_V_2_reg_264                                                |  16|   0|   16|          0|
    |g_event_queue_buffer_event_recv_time_V_load_reg_291                |  32|   0|   32|          0|
    |g_event_queue_buffer_event_recv_time_V_load_reg_291_pp0_iter2_reg  |  32|   0|   32|          0|
    |g_event_queue_buffer_is_issued_V_addr_reg_300                      |   7|   0|    7|          0|
    |g_event_queue_buffer_is_issued_V_load_reg_306                      |   1|   0|    1|          0|
    |icmp_ln1065_reg_310                                                |   1|   0|    1|          0|
    |icmp_ln1081_reg_296                                                |   1|   0|    1|          0|
    |icmp_ln1081_reg_296_pp0_iter2_reg                                  |   1|   0|    1|          0|
    |zext_ln587_reg_276                                                 |  16|   0|   64|         48|
    |current_V_2_reg_264                                                |  64|  32|   16|          0|
    +-------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                              | 194|  32|  194|         48|
    +-------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_330_1|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_330_1|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_330_1|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_330_1|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_330_1|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|  event_queue_kernel_Pipeline_VITIS_LOOP_330_1|  return value|
|current_V                                        |   in|   16|     ap_none|                                     current_V|        scalar|
|time_r                                           |   in|   32|     ap_none|                                        time_r|        scalar|
|trunc_ln2                                        |   in|    2|     ap_none|                                     trunc_ln2|        scalar|
|g_event_queue_buffer_next_V_address0             |  out|    7|   ap_memory|                   g_event_queue_buffer_next_V|         array|
|g_event_queue_buffer_next_V_ce0                  |  out|    1|   ap_memory|                   g_event_queue_buffer_next_V|         array|
|g_event_queue_buffer_next_V_q0                   |   in|   16|   ap_memory|                   g_event_queue_buffer_next_V|         array|
|g_event_queue_buffer_event_recv_time_V_address0  |  out|    7|   ap_memory|        g_event_queue_buffer_event_recv_time_V|         array|
|g_event_queue_buffer_event_recv_time_V_ce0       |  out|    1|   ap_memory|        g_event_queue_buffer_event_recv_time_V|         array|
|g_event_queue_buffer_event_recv_time_V_q0        |   in|   32|   ap_memory|        g_event_queue_buffer_event_recv_time_V|         array|
|g_event_queue_buffer_event_recv_time_V_address1  |  out|    7|   ap_memory|        g_event_queue_buffer_event_recv_time_V|         array|
|g_event_queue_buffer_event_recv_time_V_ce1       |  out|    1|   ap_memory|        g_event_queue_buffer_event_recv_time_V|         array|
|g_event_queue_buffer_event_recv_time_V_q1        |   in|   32|   ap_memory|        g_event_queue_buffer_event_recv_time_V|         array|
|g_event_queue_buffer_is_issued_V_address0        |  out|    7|   ap_memory|              g_event_queue_buffer_is_issued_V|         array|
|g_event_queue_buffer_is_issued_V_ce0             |  out|    1|   ap_memory|              g_event_queue_buffer_is_issued_V|         array|
|g_event_queue_buffer_is_issued_V_we0             |  out|    1|   ap_memory|              g_event_queue_buffer_is_issued_V|         array|
|g_event_queue_buffer_is_issued_V_d0              |  out|    1|   ap_memory|              g_event_queue_buffer_is_issued_V|         array|
|g_event_queue_buffer_is_issued_V_address1        |  out|    7|   ap_memory|              g_event_queue_buffer_is_issued_V|         array|
|g_event_queue_buffer_is_issued_V_ce1             |  out|    1|   ap_memory|              g_event_queue_buffer_is_issued_V|         array|
|g_event_queue_buffer_is_issued_V_q1              |   in|    1|   ap_memory|              g_event_queue_buffer_is_issued_V|         array|
|g_event_queue_unissued_size_V_i                  |   in|   16|     ap_ovld|                 g_event_queue_unissued_size_V|       pointer|
|g_event_queue_unissued_size_V_o                  |  out|   16|     ap_ovld|                 g_event_queue_unissued_size_V|       pointer|
|g_event_queue_unissued_size_V_o_ap_vld           |  out|    1|     ap_ovld|                 g_event_queue_unissued_size_V|       pointer|
|g_event_queue_lp_oldest_unissued_V_0_i           |   in|   16|     ap_ovld|          g_event_queue_lp_oldest_unissued_V_0|       pointer|
|g_event_queue_lp_oldest_unissued_V_0_o           |  out|   16|     ap_ovld|          g_event_queue_lp_oldest_unissued_V_0|       pointer|
|g_event_queue_lp_oldest_unissued_V_0_o_ap_vld    |  out|    1|     ap_ovld|          g_event_queue_lp_oldest_unissued_V_0|       pointer|
|g_event_queue_lp_oldest_unissued_V_1_i           |   in|   16|     ap_ovld|          g_event_queue_lp_oldest_unissued_V_1|       pointer|
|g_event_queue_lp_oldest_unissued_V_1_o           |  out|   16|     ap_ovld|          g_event_queue_lp_oldest_unissued_V_1|       pointer|
|g_event_queue_lp_oldest_unissued_V_1_o_ap_vld    |  out|    1|     ap_ovld|          g_event_queue_lp_oldest_unissued_V_1|       pointer|
|g_event_queue_lp_oldest_unissued_V_2_i           |   in|   16|     ap_ovld|          g_event_queue_lp_oldest_unissued_V_2|       pointer|
|g_event_queue_lp_oldest_unissued_V_2_o           |  out|   16|     ap_ovld|          g_event_queue_lp_oldest_unissued_V_2|       pointer|
|g_event_queue_lp_oldest_unissued_V_2_o_ap_vld    |  out|    1|     ap_ovld|          g_event_queue_lp_oldest_unissued_V_2|       pointer|
|g_event_queue_lp_oldest_unissued_V_3_i           |   in|   16|     ap_ovld|          g_event_queue_lp_oldest_unissued_V_3|       pointer|
|g_event_queue_lp_oldest_unissued_V_3_o           |  out|   16|     ap_ovld|          g_event_queue_lp_oldest_unissued_V_3|       pointer|
|g_event_queue_lp_oldest_unissued_V_3_o_ap_vld    |  out|    1|     ap_ovld|          g_event_queue_lp_oldest_unissued_V_3|       pointer|
+-------------------------------------------------+-----+-----+------------+----------------------------------------------+--------------+

