{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730924882311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730924882318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 21:28:02 2024 " "Processing started: Wed Nov 06 21:28:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730924882318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924882318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB01SYSWBUDOWANE -c LAB01SYSWBUDOWANE " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB01SYSWBUDOWANE -c LAB01SYSWBUDOWANE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924882318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730924882831 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730924882831 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "LAB01SYSWBUDOWANE.qsys " "Elaborating Platform Designer system entity \"LAB01SYSWBUDOWANE.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730924893603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:17 Progress: Loading LAB01SYSWBUDOWANE/LAB01SYSWBUDOWANE.qsys " "2024.11.06.21:28:17 Progress: Loading LAB01SYSWBUDOWANE/LAB01SYSWBUDOWANE.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924897997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:19 Progress: Reading input file " "2024.11.06.21:28:19 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924899549 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:19 Progress: Adding HEX \[SEG7_IF 1.0\] " "2024.11.06.21:28:19 Progress: Adding HEX \[SEG7_IF 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924899652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:20 Progress: Parameterizing module HEX " "2024.11.06.21:28:20 Progress: Parameterizing module HEX" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924900792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:20 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.1\] " "2024.11.06.21:28:20 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924900795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:20 Progress: Parameterizing module JTAG_UART " "2024.11.06.21:28:20 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924900834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:20 Progress: Adding NIOS_II_Processor \[altera_nios2_gen2 17.1\] " "2024.11.06.21:28:20 Progress: Adding NIOS_II_Processor \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924900835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:20 Progress: Parameterizing module NIOS_II_Processor " "2024.11.06.21:28:20 Progress: Parameterizing module NIOS_II_Processor" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924900978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:20 Progress: Adding OnChip_Memory \[altera_avalon_onchip_memory2 17.1\] " "2024.11.06.21:28:20 Progress: Adding OnChip_Memory \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924900982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:21 Progress: Parameterizing module OnChip_Memory " "2024.11.06.21:28:21 Progress: Parameterizing module OnChip_Memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924901005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:21 Progress: Adding clk_0 \[clock_source 17.1\] " "2024.11.06.21:28:21 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924901006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:21 Progress: Parameterizing module clk_0 " "2024.11.06.21:28:21 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924901105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:21 Progress: Adding leds \[altera_avalon_pio 17.1\] " "2024.11.06.21:28:21 Progress: Adding leds \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924901105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:21 Progress: Parameterizing module leds " "2024.11.06.21:28:21 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924901120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:21 Progress: Adding pushbutton \[altera_avalon_pio 17.1\] " "2024.11.06.21:28:21 Progress: Adding pushbutton \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924901123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:21 Progress: Parameterizing module pushbutton " "2024.11.06.21:28:21 Progress: Parameterizing module pushbutton" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924901123 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:21 Progress: Adding sw_sliders \[altera_avalon_pio 17.1\] " "2024.11.06.21:28:21 Progress: Adding sw_sliders \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924901124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:21 Progress: Parameterizing module sw_sliders " "2024.11.06.21:28:21 Progress: Parameterizing module sw_sliders" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924901125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:21 Progress: Building connections " "2024.11.06.21:28:21 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924901125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:21 Progress: Parameterizing connections " "2024.11.06.21:28:21 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924901159 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:21 Progress: Validating " "2024.11.06.21:28:21 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924901162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.06.21:28:22 Progress: Done reading input file " "2024.11.06.21:28:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924902847 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LAB01SYSWBUDOWANE.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "LAB01SYSWBUDOWANE.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924905650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LAB01SYSWBUDOWANE.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "LAB01SYSWBUDOWANE.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924905651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LAB01SYSWBUDOWANE.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "LAB01SYSWBUDOWANE.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924905652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LAB01SYSWBUDOWANE: Generating LAB01SYSWBUDOWANE \"LAB01SYSWBUDOWANE\" for QUARTUS_SYNTH " "LAB01SYSWBUDOWANE: Generating LAB01SYSWBUDOWANE \"LAB01SYSWBUDOWANE\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924906680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX: \"LAB01SYSWBUDOWANE\" instantiated SEG7_IF \"HEX\" " "HEX: \"LAB01SYSWBUDOWANE\" instantiated SEG7_IF \"HEX\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924918243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'LAB01SYSWBUDOWANE_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'LAB01SYSWBUDOWANE_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924918271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=LAB01SYSWBUDOWANE_JTAG_UART --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0003_JTAG_UART_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0003_JTAG_UART_gen//LAB01SYSWBUDOWANE_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=LAB01SYSWBUDOWANE_JTAG_UART --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0003_JTAG_UART_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0003_JTAG_UART_gen//LAB01SYSWBUDOWANE_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924918271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'LAB01SYSWBUDOWANE_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'LAB01SYSWBUDOWANE_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924918770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"LAB01SYSWBUDOWANE\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"LAB01SYSWBUDOWANE\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924918792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_Processor: \"LAB01SYSWBUDOWANE\" instantiated altera_nios2_gen2 \"NIOS_II_Processor\" " "NIOS_II_Processor: \"LAB01SYSWBUDOWANE\" instantiated altera_nios2_gen2 \"NIOS_II_Processor\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924921360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OnChip_Memory: Starting RTL generation for module 'LAB01SYSWBUDOWANE_OnChip_Memory' " "OnChip_Memory: Starting RTL generation for module 'LAB01SYSWBUDOWANE_OnChip_Memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924921380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OnChip_Memory:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=LAB01SYSWBUDOWANE_OnChip_Memory --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0004_OnChip_Memory_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0004_OnChip_Memory_gen//LAB01SYSWBUDOWANE_OnChip_Memory_component_configuration.pl  --do_build_sim=0  \] " "OnChip_Memory:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=LAB01SYSWBUDOWANE_OnChip_Memory --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0004_OnChip_Memory_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0004_OnChip_Memory_gen//LAB01SYSWBUDOWANE_OnChip_Memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924921380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OnChip_Memory: Done RTL generation for module 'LAB01SYSWBUDOWANE_OnChip_Memory' " "OnChip_Memory: Done RTL generation for module 'LAB01SYSWBUDOWANE_OnChip_Memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924922166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OnChip_Memory: \"LAB01SYSWBUDOWANE\" instantiated altera_avalon_onchip_memory2 \"OnChip_Memory\" " "OnChip_Memory: \"LAB01SYSWBUDOWANE\" instantiated altera_avalon_onchip_memory2 \"OnChip_Memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924922184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'LAB01SYSWBUDOWANE_leds' " "Leds: Starting RTL generation for module 'LAB01SYSWBUDOWANE_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924922192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=LAB01SYSWBUDOWANE_leds --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0005_leds_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0005_leds_gen//LAB01SYSWBUDOWANE_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=LAB01SYSWBUDOWANE_leds --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0005_leds_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0005_leds_gen//LAB01SYSWBUDOWANE_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924922192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'LAB01SYSWBUDOWANE_leds' " "Leds: Done RTL generation for module 'LAB01SYSWBUDOWANE_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924922528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"LAB01SYSWBUDOWANE\" instantiated altera_avalon_pio \"leds\" " "Leds: \"LAB01SYSWBUDOWANE\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924922533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: Starting RTL generation for module 'LAB01SYSWBUDOWANE_pushbutton' " "Pushbutton: Starting RTL generation for module 'LAB01SYSWBUDOWANE_pushbutton'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924922557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=LAB01SYSWBUDOWANE_pushbutton --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0006_pushbutton_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0006_pushbutton_gen//LAB01SYSWBUDOWANE_pushbutton_component_configuration.pl  --do_build_sim=0  \] " "Pushbutton:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=LAB01SYSWBUDOWANE_pushbutton --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0006_pushbutton_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0006_pushbutton_gen//LAB01SYSWBUDOWANE_pushbutton_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924922557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: Done RTL generation for module 'LAB01SYSWBUDOWANE_pushbutton' " "Pushbutton: Done RTL generation for module 'LAB01SYSWBUDOWANE_pushbutton'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924922912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: \"LAB01SYSWBUDOWANE\" instantiated altera_avalon_pio \"pushbutton\" " "Pushbutton: \"LAB01SYSWBUDOWANE\" instantiated altera_avalon_pio \"pushbutton\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924922916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders: Starting RTL generation for module 'LAB01SYSWBUDOWANE_sw_sliders' " "Sw_sliders: Starting RTL generation for module 'LAB01SYSWBUDOWANE_sw_sliders'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924922938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=LAB01SYSWBUDOWANE_sw_sliders --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0007_sw_sliders_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0007_sw_sliders_gen//LAB01SYSWBUDOWANE_sw_sliders_component_configuration.pl  --do_build_sim=0  \] " "Sw_sliders:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=LAB01SYSWBUDOWANE_sw_sliders --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0007_sw_sliders_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0007_sw_sliders_gen//LAB01SYSWBUDOWANE_sw_sliders_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924922938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders: Done RTL generation for module 'LAB01SYSWBUDOWANE_sw_sliders' " "Sw_sliders: Done RTL generation for module 'LAB01SYSWBUDOWANE_sw_sliders'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924923333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders: \"LAB01SYSWBUDOWANE\" instantiated altera_avalon_pio \"sw_sliders\" " "Sw_sliders: \"LAB01SYSWBUDOWANE\" instantiated altera_avalon_pio \"sw_sliders\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924923337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924937799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924938998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924940307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924941666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924942917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924944250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924945607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"LAB01SYSWBUDOWANE\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"LAB01SYSWBUDOWANE\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924955831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"LAB01SYSWBUDOWANE\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"LAB01SYSWBUDOWANE\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924955839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"LAB01SYSWBUDOWANE\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"LAB01SYSWBUDOWANE\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924955845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu' " "Cpu: Starting RTL generation for module 'LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924955863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec A:/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I A:/intelFPGA_lite/quartus/bin64//perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0010_cpu_gen/ --quartus_bindir=A:/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0010_cpu_gen//LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec A:/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I A:/intelFPGA_lite/quartus/bin64//perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0010_cpu_gen/ --quartus_bindir=A:/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0033_3036707437579089196.dir/0010_cpu_gen//LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924955863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:16 (*) Starting Nios II generation " "Cpu: # 2024.11.06 21:29:16 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:16 (*)   Checking for plaintext license. " "Cpu: # 2024.11.06 21:29:16 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:17 (*)   Couldn't query license setup in Quartus directory A:/intelFPGA_lite/quartus/bin64/ " "Cpu: # 2024.11.06 21:29:17 (*)   Couldn't query license setup in Quartus directory A:/intelFPGA_lite/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.11.06 21:29:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:17 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.11.06 21:29:17 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:17 (*)   Plaintext license not found. " "Cpu: # 2024.11.06 21:29:17 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:17 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2024.11.06 21:29:17 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:17 (*)   Couldn't query license setup in Quartus directory A:/intelFPGA_lite/quartus/bin64/ " "Cpu: # 2024.11.06 21:29:17 (*)   Couldn't query license setup in Quartus directory A:/intelFPGA_lite/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.11.06 21:29:17 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:17 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.11.06 21:29:17 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:17 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2024.11.06 21:29:17 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963084 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:17 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.11.06 21:29:17 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:17 (*)   Creating all objects for CPU " "Cpu: # 2024.11.06 21:29:17 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:17 (*)     Testbench " "Cpu: # 2024.11.06 21:29:17 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:18 (*)     Instruction decoding " "Cpu: # 2024.11.06 21:29:18 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:18 (*)       Instruction fields " "Cpu: # 2024.11.06 21:29:18 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:18 (*)       Instruction decodes " "Cpu: # 2024.11.06 21:29:18 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:18 (*)       Signals for RTL simulation waveforms " "Cpu: # 2024.11.06 21:29:18 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:18 (*)       Instruction controls " "Cpu: # 2024.11.06 21:29:18 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:18 (*)     Pipeline frontend " "Cpu: # 2024.11.06 21:29:18 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:18 (*)     Pipeline backend " "Cpu: # 2024.11.06 21:29:18 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:20 (*)   Generating RTL from CPU objects " "Cpu: # 2024.11.06 21:29:20 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:22 (*)   Creating encrypted RTL " "Cpu: # 2024.11.06 21:29:22 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.06 21:29:23 (*) Done Nios II generation " "Cpu: # 2024.11.06 21:29:23 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu' " "Cpu: Done RTL generation for module 'LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOS_II_Processor\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOS_II_Processor\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_II_Processor_data_master_translator\" " "NIOS_II_Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_II_Processor_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963118 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\" " "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_II_Processor_data_master_agent\" " "NIOS_II_Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_II_Processor_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963122 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\" " "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963125 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_UART_avalon_jtag_slave_agent_rsp_fifo\" " "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_UART_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963129 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963222 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_Processor_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS_II_Processor_data_master_limiter\" " "NIOS_II_Processor_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"NIOS_II_Processor_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/LAB01SYSWBUDOWANE/submodules/altera_avalon_sc_fifo.v " "Reusing file A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/LAB01SYSWBUDOWANE/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963270 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/LAB01SYSWBUDOWANE/submodules/altera_merlin_arbitrator.sv " "Reusing file A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/LAB01SYSWBUDOWANE/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/LAB01SYSWBUDOWANE/submodules/altera_merlin_arbitrator.sv " "Reusing file A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/LAB01SYSWBUDOWANE/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963347 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/LAB01SYSWBUDOWANE/submodules/altera_merlin_arbitrator.sv " "Reusing file A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/LAB01SYSWBUDOWANE/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924963364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924966221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924966228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "LAB01SYSWBUDOWANE: Done \"LAB01SYSWBUDOWANE\" with 32 modules, 52 files " "LAB01SYSWBUDOWANE: Done \"LAB01SYSWBUDOWANE\" with 32 modules, 52 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924966229 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "LAB01SYSWBUDOWANE.qsys " "Finished elaborating Platform Designer system entity \"LAB01SYSWBUDOWANE.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730924967174 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" LAB01SYSWBUDOWANE_inst.vhd(1) " "VHDL syntax error at LAB01SYSWBUDOWANE_inst.vhd(1) near text \"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "LAB01SYSWBUDOWANE_inst.vhd" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/LAB01SYSWBUDOWANE_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924967839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab01syswbudowane_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lab01syswbudowane_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924967840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/lab01syswbudowane.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/lab01syswbudowane.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE " "Found entity 1: LAB01SYSWBUDOWANE" {  } { { "db/ip/lab01syswbudowane/lab01syswbudowane.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/lab01syswbudowane.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924967857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924967857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_JTAG_UART_sim_scfifo_w " "Found entity 1: LAB01SYSWBUDOWANE_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_jtag_uart.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924967876 ""} { "Info" "ISGN_ENTITY_NAME" "2 LAB01SYSWBUDOWANE_JTAG_UART_scfifo_w " "Found entity 2: LAB01SYSWBUDOWANE_JTAG_UART_scfifo_w" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_jtag_uart.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924967876 ""} { "Info" "ISGN_ENTITY_NAME" "3 LAB01SYSWBUDOWANE_JTAG_UART_sim_scfifo_r " "Found entity 3: LAB01SYSWBUDOWANE_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_jtag_uart.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924967876 ""} { "Info" "ISGN_ENTITY_NAME" "4 LAB01SYSWBUDOWANE_JTAG_UART_scfifo_r " "Found entity 4: LAB01SYSWBUDOWANE_JTAG_UART_scfifo_r" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_jtag_uart.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924967876 ""} { "Info" "ISGN_ENTITY_NAME" "5 LAB01SYSWBUDOWANE_JTAG_UART " "Found entity 5: LAB01SYSWBUDOWANE_JTAG_UART" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_jtag_uart.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924967876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924967876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_NIOS_II_Processor " "Found entity 1: LAB01SYSWBUDOWANE_NIOS_II_Processor" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924967880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924967880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_ic_data_module " "Found entity 1: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_ic_data_module" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "2 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_ic_tag_module " "Found entity 2: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_ic_tag_module" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "3 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_bht_module " "Found entity 3: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_bht_module" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "4 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_register_bank_a_module " "Found entity 4: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_register_bank_a_module" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "5 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_register_bank_b_module " "Found entity 5: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_register_bank_b_module" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "6 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_dc_tag_module " "Found entity 6: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_dc_tag_module" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "7 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_dc_data_module " "Found entity 7: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_dc_data_module" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "8 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_dc_victim_module " "Found entity 8: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_dc_victim_module" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "9 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_debug " "Found entity 9: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_debug" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "10 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_break " "Found entity 10: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_break" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "11 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_xbrk " "Found entity 11: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_xbrk" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "12 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_dbrk " "Found entity 12: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_dbrk" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "13 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_itrace " "Found entity 13: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_itrace" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "14 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_td_mode " "Found entity 14: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_td_mode" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "15 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_dtrace " "Found entity 15: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_dtrace" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "16 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "17 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "18 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "19 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_fifo " "Found entity 19: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_fifo" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "20 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_pib " "Found entity 20: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_pib" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "21 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_im " "Found entity 21: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci_im" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "22 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_performance_monitors " "Found entity 22: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_performance_monitors" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "23 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_avalon_reg " "Found entity 23: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_avalon_reg" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "24 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_ociram_sp_ram_module " "Found entity 24: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_ociram_sp_ram_module" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "25 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_ocimem " "Found entity 25: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_ocimem" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "26 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci " "Found entity 26: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_nios2_oci" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""} { "Info" "ISGN_ENTITY_NAME" "27 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu " "Found entity 27: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_debug_slave_sysclk " "Found entity 1: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_debug_slave_sysclk" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_debug_slave_sysclk.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_debug_slave_tck " "Found entity 1: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_debug_slave_tck" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_debug_slave_tck.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_debug_slave_wrapper " "Found entity 1: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_debug_slave_wrapper" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_debug_slave_wrapper.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_mult_cell " "Found entity 1: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_mult_cell" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_mult_cell.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_test_bench " "Found entity 1: LAB01SYSWBUDOWANE_NIOS_II_Processor_cpu_test_bench" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_test_bench.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_nios_ii_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_OnChip_Memory " "Found entity 1: LAB01SYSWBUDOWANE_OnChip_Memory" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_onchip_memory.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_irq_mapper " "Found entity 1: LAB01SYSWBUDOWANE_irq_mapper" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_irq_mapper.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_leds " "Found entity 1: LAB01SYSWBUDOWANE_leds" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_leds.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0 " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_avalon_st_adapter " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_avalon_st_adapter.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_cmd_demux " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_cmd_demux" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_demux.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_cmd_demux_001 " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_demux_001.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_cmd_mux " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_cmd_mux" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_mux.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_cmd_mux_002 " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_mux_002.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab01syswbudowane_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab01syswbudowane_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730924968775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab01syswbudowane_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab01syswbudowane_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730924968776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_router_default_decode " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_router_default_decode" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968777 ""} { "Info" "ISGN_ENTITY_NAME" "2 LAB01SYSWBUDOWANE_mm_interconnect_0_router " "Found entity 2: LAB01SYSWBUDOWANE_mm_interconnect_0_router" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab01syswbudowane_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab01syswbudowane_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_001.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730924968790 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab01syswbudowane_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab01syswbudowane_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_001.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730924968790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_router_001_default_decode " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_001.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968791 ""} { "Info" "ISGN_ENTITY_NAME" "2 LAB01SYSWBUDOWANE_mm_interconnect_0_router_001 " "Found entity 2: LAB01SYSWBUDOWANE_mm_interconnect_0_router_001" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_001.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab01syswbudowane_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab01syswbudowane_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_002.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730924968794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab01syswbudowane_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab01syswbudowane_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_002.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730924968794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_router_002_default_decode " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_002.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968795 ""} { "Info" "ISGN_ENTITY_NAME" "2 LAB01SYSWBUDOWANE_mm_interconnect_0_router_002 " "Found entity 2: LAB01SYSWBUDOWANE_mm_interconnect_0_router_002" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_002.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab01syswbudowane_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab01syswbudowane_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_004.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730924968798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab01syswbudowane_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab01syswbudowane_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_004.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730924968798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_router_004_default_decode " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_004.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968800 ""} { "Info" "ISGN_ENTITY_NAME" "2 LAB01SYSWBUDOWANE_mm_interconnect_0_router_004 " "Found entity 2: LAB01SYSWBUDOWANE_mm_interconnect_0_router_004" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_004.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_rsp_demux " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_rsp_demux" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_demux.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_rsp_demux_002 " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_rsp_demux_002" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_demux_002.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_rsp_mux " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_rsp_mux" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_mux.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_mm_interconnect_0_rsp_mux_001 " "Found entity 1: LAB01SYSWBUDOWANE_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_mux_001.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_pushbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_pushbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_pushbutton " "Found entity 1: LAB01SYSWBUDOWANE_pushbutton" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_pushbutton.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_pushbutton.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_sw_sliders.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/lab01syswbudowane_sw_sliders.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB01SYSWBUDOWANE_sw_sliders " "Found entity 1: LAB01SYSWBUDOWANE_sw_sliders" {  } { { "db/ip/lab01syswbudowane/submodules/lab01syswbudowane_sw_sliders.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/lab01syswbudowane_sw_sliders.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/seg7_if.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/seg7_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "db/ip/lab01syswbudowane/submodules/seg7_if.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/seg7_if.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/lab01syswbudowane/submodules/altera_avalon_sc_fifo.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/lab01syswbudowane/submodules/altera_avalon_st_pipeline_base.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab01syswbudowane/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/lab01syswbudowane/submodules/altera_merlin_arbitrator.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968866 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/lab01syswbudowane/submodules/altera_merlin_arbitrator.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/lab01syswbudowane/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/lab01syswbudowane/submodules/altera_merlin_master_agent.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/lab01syswbudowane/submodules/altera_merlin_master_translator.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/lab01syswbudowane/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/lab01syswbudowane/submodules/altera_merlin_reorder_memory.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968938 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/lab01syswbudowane/submodules/altera_merlin_reorder_memory.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/lab01syswbudowane/submodules/altera_merlin_slave_agent.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/lab01syswbudowane/submodules/altera_merlin_slave_translator.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/lab01syswbudowane/submodules/altera_merlin_traffic_limiter.sv" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924968989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924968989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/lab01syswbudowane/submodules/altera_reset_controller.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924969006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924969006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab01syswbudowane/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/lab01syswbudowane/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/lab01syswbudowane/submodules/altera_reset_synchronizer.v" "" { Text "A:/Pulpit/LAB01SYSWBUDOWANE/db/ip/lab01syswbudowane/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730924969011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924969011 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "A:/Pulpit/LAB01SYSWBUDOWANE/output_files/LAB01SYSWBUDOWANE.map.smsg " "Generated suppressed messages file A:/Pulpit/LAB01SYSWBUDOWANE/output_files/LAB01SYSWBUDOWANE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924969117 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730924969207 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 06 21:29:29 2024 " "Processing ended: Wed Nov 06 21:29:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730924969207 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:27 " "Elapsed time: 00:01:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730924969207 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730924969207 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924969207 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730924969852 ""}
