Version 4
SHEET 1 880 680
WIRE 288 48 144 48
WIRE 336 48 288 48
WIRE 144 80 144 48
WIRE 288 96 288 48
WIRE 16 160 -16 160
WIRE 96 160 16 160
WIRE 16 176 16 160
WIRE 16 272 16 256
WIRE 144 272 144 176
WIRE 144 272 16 272
WIRE 288 272 288 160
WIRE 288 272 144 272
WIRE 144 288 144 272
FLAG -16 160 Vgs
IOPIN -16 160 In
FLAG 144 288 0
FLAG 336 48 Vds
IOPIN 336 48 Out
SYMBOL nmos 96 80 R0
SYMATTR InstName M1
SYMATTR Value nch_tt
SYMATTR Value2 W=400n,L=180n
SYMBOL voltage 16 160 R0
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 VTop 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value {X}
SYMBOL cap 272 96 R0
SYMATTR InstName C1
SYMATTR Value 1p
SYMATTR SpiceLine IC=1.8
TEXT -192 8 Left 2 !.include TSMC180.lib\n.step param X 0.6 1.8 0.01\n.tran 100u
TEXT 120 -8 Left 2 !.ic V(vds)=1.8
TEXT -280 352 Left 2 !.meas TRAN Req AVG (V(vds)/Id(M1)) TRIG time=0 TARG V(vds)=0.9
TEXT 80 320 Left 2 ;W=400n,L=180n
