

================================================================
== Vitis HLS Report for 'DoCompute_Block_ZN24WidthAdjustedInputStreamILj128ELj32ELj144EEC2ERN3hls6stream'
================================================================
* Date:           Thu May 29 09:35:51 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%numReps_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numReps" [../convlayer.h:121->../top.cpp:134]   --->   Operation 3 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (6.91ns)   --->   "%mul_ln121 = mul i32 %numReps_read, i32 100" [../convlayer.h:121->../top.cpp:134]   --->   Operation 4 'mul' 'mul_ln121' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 5 [1/2] (6.91ns)   --->   "%mul_ln121 = mul i32 %numReps_read, i32 100" [../convlayer.h:121->../top.cpp:134]   --->   Operation 5 'mul' 'mul_ln121' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i32 %mul_ln121" [../convlayer.h:118->../top.cpp:134]   --->   Operation 6 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%mrv = insertvalue i59 <undef>, i32 %mul_ln121" [../convlayer.h:121->../top.cpp:134]   --->   Operation 7 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i59 %mrv, i27 %trunc_ln118" [../convlayer.h:121->../top.cpp:134]   --->   Operation 8 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%ret_ln121 = ret i59 %mrv_1" [../convlayer.h:121->../top.cpp:134]   --->   Operation 9 'ret' 'ret_ln121' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.912ns
The critical path consists of the following:
	wire read operation ('numReps_read', ../convlayer.h:121->../top.cpp:134) on port 'numReps' (../convlayer.h:121->../top.cpp:134) [2]  (0.000 ns)
	'mul' operation 32 bit ('mul_ln121', ../convlayer.h:121->../top.cpp:134) [3]  (6.912 ns)

 <State 2>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln121', ../convlayer.h:121->../top.cpp:134) [3]  (6.912 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
