[2021-09-09 09:45:19,736]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-09 09:45:19,736]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:45:21,305]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; ".

Peak memory: 14610432 bytes

[2021-09-09 09:45:21,306]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:45:21,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35504128 bytes

[2021-09-09 09:45:21,465]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-09 09:45:21,466]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:45:21,640]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :612
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :612
score:100
	Report mapping result:
		klut_size()     :790
		klut.num_gates():616
		max delay       :7
		max area        :612
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :534
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 12681216 bytes

[2021-09-09 09:45:21,640]mapper_test.py:220:[INFO]: area: 616 level: 7
[2021-09-09 11:37:11,776]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-09 11:37:11,776]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:37:13,535]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; ".

Peak memory: 14999552 bytes

[2021-09-09 11:37:13,536]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:37:13,686]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35311616 bytes

[2021-09-09 11:37:13,691]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-09 11:37:13,692]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:37:16,134]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :612
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :943
score:100
	Report mapping result:
		klut_size()     :790
		klut.num_gates():616
		max delay       :7
		max area        :612
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :534
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 22753280 bytes

[2021-09-09 11:37:16,134]mapper_test.py:220:[INFO]: area: 616 level: 7
[2021-09-09 13:08:04,888]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-09 13:08:04,889]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:08:06,462]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; ".

Peak memory: 14766080 bytes

[2021-09-09 13:08:06,462]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:08:06,612]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35414016 bytes

[2021-09-09 13:08:06,617]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-09 13:08:06,618]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:08:09,017]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :619
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :939
score:100
	Report mapping result:
		klut_size()     :797
		klut.num_gates():623
		max delay       :7
		max area        :619
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :57
		LUT fanins:3	 numbers :25
		LUT fanins:4	 numbers :541
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 22896640 bytes

[2021-09-09 13:08:09,018]mapper_test.py:220:[INFO]: area: 623 level: 7
[2021-09-09 14:58:00,851]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-09 14:58:00,851]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:58:00,852]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:58:01,030]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35790848 bytes

[2021-09-09 14:58:01,036]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-09 14:58:01,036]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:58:03,904]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1095
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 22794240 bytes

[2021-09-09 14:58:03,905]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-09 15:27:04,309]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-09 15:27:04,309]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:27:04,309]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:27:04,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35516416 bytes

[2021-09-09 15:27:04,479]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-09 15:27:04,479]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:27:07,174]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1095
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 22835200 bytes

[2021-09-09 15:27:07,175]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-09 16:05:06,744]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-09 16:05:06,744]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:05:06,745]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:05:06,908]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35454976 bytes

[2021-09-09 16:05:06,913]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-09 16:05:06,914]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:05:09,577]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1095
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 22835200 bytes

[2021-09-09 16:05:09,578]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-09 16:39:47,996]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-09 16:39:47,997]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:39:47,997]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:39:48,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35672064 bytes

[2021-09-09 16:39:48,166]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-09 16:39:48,166]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:39:50,829]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1095
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 22867968 bytes

[2021-09-09 16:39:50,829]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-09 17:16:21,813]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-09 17:16:21,814]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:16:21,814]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:16:21,978]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35225600 bytes

[2021-09-09 17:16:21,983]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-09 17:16:21,983]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:16:24,646]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1095
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 22855680 bytes

[2021-09-09 17:16:24,647]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-13 23:23:05,980]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-13 23:23:05,981]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:23:05,981]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:23:06,131]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35377152 bytes

[2021-09-13 23:23:06,136]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-13 23:23:06,136]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:23:08,512]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1343
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 26427392 bytes

[2021-09-13 23:23:08,513]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-13 23:40:50,997]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-13 23:40:50,997]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:40:50,997]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:40:51,146]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35127296 bytes

[2021-09-13 23:40:51,152]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-13 23:40:51,152]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:40:51,274]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 12025856 bytes

[2021-09-13 23:40:51,275]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-14 08:52:11,062]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-14 08:52:11,062]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:52:11,063]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:52:11,212]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35033088 bytes

[2021-09-14 08:52:11,218]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-14 08:52:11,218]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:52:13,584]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1095
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 22990848 bytes

[2021-09-14 08:52:13,585]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-14 09:19:47,734]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-14 09:19:47,734]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:19:47,734]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:19:47,882]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34975744 bytes

[2021-09-14 09:19:47,887]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-14 09:19:47,888]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:19:48,072]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 12673024 bytes

[2021-09-14 09:19:48,073]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-15 15:26:55,403]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-15 15:26:55,404]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:26:55,404]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:26:55,539]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34983936 bytes

[2021-09-15 15:26:55,544]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-15 15:26:55,545]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:26:57,681]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1140
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 23220224 bytes

[2021-09-15 15:26:57,682]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-15 15:53:20,947]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-15 15:53:20,947]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:20,948]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:21,086]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35020800 bytes

[2021-09-15 15:53:21,091]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-15 15:53:21,091]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:21,200]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 9224192 bytes

[2021-09-15 15:53:21,201]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-18 13:57:36,934]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-18 13:57:36,935]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:57:36,936]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:57:37,130]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34951168 bytes

[2021-09-18 13:57:37,136]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-18 13:57:37,136]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:57:39,194]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1106
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 19644416 bytes

[2021-09-18 13:57:39,195]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-18 16:22:19,946]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-18 16:22:19,947]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:22:19,947]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:22:20,082]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35110912 bytes

[2021-09-18 16:22:20,087]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-18 16:22:20,087]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:22:22,146]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1112
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 20451328 bytes

[2021-09-18 16:22:22,146]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-22 08:55:13,751]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-22 08:55:13,752]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:13,752]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:13,946]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35262464 bytes

[2021-09-22 08:55:13,952]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-22 08:55:13,952]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:15,016]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :8
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 15208448 bytes

[2021-09-22 08:55:15,017]mapper_test.py:220:[INFO]: area: 629 level: 8
[2021-09-22 11:21:00,223]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-22 11:21:00,223]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:00,223]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:00,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35045376 bytes

[2021-09-22 11:21:00,413]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-22 11:21:00,413]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:02,438]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1084
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 16715776 bytes

[2021-09-22 11:21:02,438]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-23 16:39:28,342]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-23 16:39:28,342]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:39:28,343]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:39:28,529]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34955264 bytes

[2021-09-23 16:39:28,534]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-23 16:39:28,534]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:39:30,660]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
balancing!
	current map manager:
		current min nodes:1432
		current min depth:14
rewriting!
	current map manager:
		current min nodes:1432
		current min depth:14
balancing!
	current map manager:
		current min nodes:1432
		current min depth:13
rewriting!
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1084
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 16605184 bytes

[2021-09-23 16:39:30,661]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-23 17:03:02,048]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-23 17:03:02,049]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:02,049]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:03:02,183]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34836480 bytes

[2021-09-23 17:03:02,189]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-23 17:03:02,189]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:04,242]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
balancing!
	current map manager:
		current min nodes:1432
		current min depth:14
rewriting!
	current map manager:
		current min nodes:1432
		current min depth:14
balancing!
	current map manager:
		current min nodes:1432
		current min depth:13
rewriting!
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1084
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 16875520 bytes

[2021-09-23 17:03:04,243]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-23 18:04:07,151]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-23 18:04:07,151]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:04:07,152]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:04:07,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34889728 bytes

[2021-09-23 18:04:07,365]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-23 18:04:07,365]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:04:09,481]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
balancing!
	current map manager:
		current min nodes:1432
		current min depth:14
rewriting!
	current map manager:
		current min nodes:1432
		current min depth:14
balancing!
	current map manager:
		current min nodes:1432
		current min depth:13
rewriting!
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1084
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 16576512 bytes

[2021-09-23 18:04:09,482]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-27 16:31:23,794]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-27 16:31:23,800]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:31:23,801]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:31:23,940]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34959360 bytes

[2021-09-27 16:31:23,945]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-27 16:31:23,946]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:31:26,027]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
balancing!
	current map manager:
		current min nodes:1432
		current min depth:14
rewriting!
	current map manager:
		current min nodes:1432
		current min depth:14
balancing!
	current map manager:
		current min nodes:1432
		current min depth:13
rewriting!
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1084
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 16658432 bytes

[2021-09-27 16:31:26,028]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-27 17:38:11,404]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-27 17:38:11,404]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:38:11,404]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:38:11,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35061760 bytes

[2021-09-27 17:38:11,545]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-27 17:38:11,545]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:38:13,607]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
balancing!
	current map manager:
		current min nodes:1432
		current min depth:14
rewriting!
	current map manager:
		current min nodes:1432
		current min depth:14
balancing!
	current map manager:
		current min nodes:1432
		current min depth:13
rewriting!
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1092
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 16551936 bytes

[2021-09-27 17:38:13,608]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-28 02:04:25,824]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-28 02:04:25,824]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:04:25,824]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:04:25,962]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35401728 bytes

[2021-09-28 02:04:25,966]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-28 02:04:25,966]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:04:28,128]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1084
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 16863232 bytes

[2021-09-28 02:04:28,128]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-28 16:44:09,241]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-28 16:44:09,242]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:09,242]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:09,380]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35041280 bytes

[2021-09-28 16:44:09,385]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-28 16:44:09,386]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:11,445]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1084
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 16863232 bytes

[2021-09-28 16:44:11,445]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-09-28 17:23:08,478]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-09-28 17:23:08,479]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:23:08,479]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:23:08,616]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35176448 bytes

[2021-09-28 17:23:08,621]mapper_test.py:156:[INFO]: area: 479 level: 7
[2021-09-28 17:23:08,621]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:23:10,741]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1084
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 24399872 bytes

[2021-09-28 17:23:10,741]mapper_test.py:220:[INFO]: area: 629 level: 7
[2021-10-09 10:39:29,457]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-09 10:39:29,458]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:29,458]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:29,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34873344 bytes

[2021-10-09 10:39:29,654]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-09 10:39:29,655]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:30,002]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1306
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 10444800 bytes

[2021-10-09 10:39:30,003]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-09 11:22:07,680]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-09 11:22:07,680]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:07,680]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:07,818]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35053568 bytes

[2021-10-09 11:22:07,823]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-09 11:22:07,823]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:08,154]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1306
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 11440128 bytes

[2021-10-09 11:22:08,155]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-09 16:30:02,400]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-09 16:30:02,400]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:02,400]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:02,598]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34938880 bytes

[2021-10-09 16:30:02,604]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-09 16:30:02,604]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:03,612]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 13246464 bytes

[2021-10-09 16:30:03,612]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-09 16:47:12,971]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-09 16:47:12,971]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:12,971]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:13,188]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34865152 bytes

[2021-10-09 16:47:13,193]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-09 16:47:13,194]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:14,224]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 13189120 bytes

[2021-10-09 16:47:14,225]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-12 10:54:07,024]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-12 10:54:07,024]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:54:07,024]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:54:07,166]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35020800 bytes

[2021-10-12 10:54:07,172]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-12 10:54:07,172]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:54:09,373]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1078
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 14909440 bytes

[2021-10-12 10:54:09,374]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-12 11:16:09,883]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-12 11:16:09,883]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:09,883]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:10,024]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34865152 bytes

[2021-10-12 11:16:10,030]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-12 11:16:10,030]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:10,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1306
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 10178560 bytes

[2021-10-12 11:16:10,385]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-12 13:29:33,349]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-12 13:29:33,349]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:29:33,349]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:29:33,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35061760 bytes

[2021-10-12 13:29:33,494]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-12 13:29:33,494]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:29:35,704]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1078
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 14970880 bytes

[2021-10-12 13:29:35,705]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-12 15:00:09,931]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-12 15:00:09,931]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:00:09,931]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:00:10,073]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35069952 bytes

[2021-10-12 15:00:10,078]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-12 15:00:10,078]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:00:12,235]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1078
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 14786560 bytes

[2021-10-12 15:00:12,236]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-12 18:44:59,135]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-12 18:44:59,136]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:44:59,136]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:44:59,332]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34971648 bytes

[2021-10-12 18:44:59,337]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-12 18:44:59,337]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:45:01,545]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1148
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 14278656 bytes

[2021-10-12 18:45:01,546]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-18 11:38:26,662]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-18 11:38:26,663]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:38:26,663]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:38:26,879]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.01 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34828288 bytes

[2021-10-18 11:38:26,886]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-18 11:38:26,886]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:38:29,106]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1148
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 14319616 bytes

[2021-10-18 11:38:29,107]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-18 12:03:08,236]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-18 12:03:08,236]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:08,236]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:08,380]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34873344 bytes

[2021-10-18 12:03:08,385]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-18 12:03:08,385]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:08,463]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 7389184 bytes

[2021-10-18 12:03:08,464]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-19 14:11:05,640]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-19 14:11:05,640]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:05,640]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:05,781]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35176448 bytes

[2021-10-19 14:11:05,786]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-19 14:11:05,786]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:05,863]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 7487488 bytes

[2021-10-19 14:11:05,864]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-22 13:30:14,987]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-22 13:30:14,987]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:14,987]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:15,177]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35119104 bytes

[2021-10-22 13:30:15,182]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-22 13:30:15,183]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:15,464]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 10211328 bytes

[2021-10-22 13:30:15,464]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-22 13:51:08,203]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-22 13:51:08,203]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:08,204]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:08,346]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34869248 bytes

[2021-10-22 13:51:08,351]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-22 13:51:08,351]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:08,634]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 10317824 bytes

[2021-10-22 13:51:08,634]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-22 14:01:26,620]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-22 14:01:26,620]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:26,620]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:26,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35438592 bytes

[2021-10-22 14:01:26,817]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-22 14:01:26,817]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:26,900]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 7458816 bytes

[2021-10-22 14:01:26,901]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-22 14:04:47,351]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-22 14:04:47,352]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:47,352]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:47,496]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34947072 bytes

[2021-10-22 14:04:47,501]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-22 14:04:47,501]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:47,619]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 7458816 bytes

[2021-10-22 14:04:47,619]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-23 13:28:20,432]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-23 13:28:20,432]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:28:20,432]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:28:20,574]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35307520 bytes

[2021-10-23 13:28:20,579]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-23 13:28:20,579]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:28:22,724]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :969
score:100
	Report mapping result:
		klut_size()     :1144
		klut.num_gates():970
		max delay       :7
		max area        :969
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :330
		LUT fanins:3	 numbers :265
		LUT fanins:4	 numbers :375
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 14204928 bytes

[2021-10-23 13:28:22,724]mapper_test.py:224:[INFO]: area: 970 level: 7
[2021-10-24 17:39:45,122]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-24 17:39:45,123]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:39:45,123]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:39:45,316]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34988032 bytes

[2021-10-24 17:39:45,321]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-24 17:39:45,321]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:39:47,492]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :969
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 14225408 bytes

[2021-10-24 17:39:47,493]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-24 18:00:11,729]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-24 18:00:11,729]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:00:11,730]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:00:11,915]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35340288 bytes

[2021-10-24 18:00:11,920]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-24 18:00:11,920]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:00:14,148]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:14
	current map manager:
		current min nodes:1432
		current min depth:13
	current map manager:
		current min nodes:1432
		current min depth:13
process set_nodes_refs()
process derive_final_mapping()
delay:7
area :627
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :1148
score:100
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 14188544 bytes

[2021-10-24 18:00:14,149]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-26 10:24:47,242]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-26 10:24:47,242]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:47,242]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:47,382]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34779136 bytes

[2021-10-26 10:24:47,387]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-26 10:24:47,388]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:47,479]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	current map manager:
		current min nodes:1432
		current min depth:20
	Report mapping result:
		klut_size()     :786
		klut.num_gates():612
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :244
		LUT fanins:4	 numbers :297
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 7479296 bytes

[2021-10-26 10:24:47,479]mapper_test.py:224:[INFO]: area: 612 level: 7
[2021-10-26 10:57:50,815]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-26 10:57:50,816]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:57:50,816]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:57:50,958]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34770944 bytes

[2021-10-26 10:57:50,963]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-26 10:57:50,964]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:57:53,214]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	Report mapping result:
		klut_size()     :786
		klut.num_gates():612
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :244
		LUT fanins:4	 numbers :297
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 14118912 bytes

[2021-10-26 10:57:53,215]mapper_test.py:224:[INFO]: area: 612 level: 7
[2021-10-26 11:19:06,209]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-26 11:19:06,209]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:19:06,209]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:19:06,357]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34840576 bytes

[2021-10-26 11:19:06,362]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-26 11:19:06,362]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:19:08,525]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	Report mapping result:
		klut_size()     :1068
		klut.num_gates():894
		max delay       :7
		max area        :969
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :153
		LUT fanins:3	 numbers :325
		LUT fanins:4	 numbers :416
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 13983744 bytes

[2021-10-26 11:19:08,526]mapper_test.py:224:[INFO]: area: 894 level: 7
[2021-10-26 12:17:14,527]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-26 12:17:14,527]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:17:14,527]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:17:14,671]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35155968 bytes

[2021-10-26 12:17:14,676]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-26 12:17:14,677]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:17:16,858]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 14016512 bytes

[2021-10-26 12:17:16,859]mapper_test.py:224:[INFO]: area: 629 level: 7
[2021-10-26 14:12:21,882]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-26 14:12:21,882]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:21,882]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:22,069]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34844672 bytes

[2021-10-26 14:12:22,074]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-26 14:12:22,075]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:22,164]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	Report mapping result:
		klut_size()     :786
		klut.num_gates():612
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :71
		LUT fanins:3	 numbers :244
		LUT fanins:4	 numbers :297
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 7434240 bytes

[2021-10-26 14:12:22,165]mapper_test.py:224:[INFO]: area: 612 level: 7
[2021-10-29 16:09:26,542]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-10-29 16:09:26,544]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:26,544]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:26,696]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34828288 bytes

[2021-10-29 16:09:26,702]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-10-29 16:09:26,702]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:26,791]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	Report mapping result:
		klut_size()     :1091
		klut.num_gates():917
		max delay       :8
		max area        :913
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :138
		LUT fanins:3	 numbers :349
		LUT fanins:4	 numbers :430
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
Peak memory: 7184384 bytes

[2021-10-29 16:09:26,792]mapper_test.py:224:[INFO]: area: 917 level: 8
[2021-11-03 09:50:47,601]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-03 09:50:47,605]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:47,605]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:47,749]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35061760 bytes

[2021-11-03 09:50:47,754]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-03 09:50:47,754]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:47,960]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	Report mapping result:
		klut_size()     :1091
		klut.num_gates():917
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :138
		LUT fanins:3	 numbers :349
		LUT fanins:4	 numbers :430
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig_output.v
	Peak memory: 9052160 bytes

[2021-11-03 09:50:47,960]mapper_test.py:226:[INFO]: area: 917 level: 7
[2021-11-03 10:02:53,651]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-03 10:02:53,651]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:02:53,651]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:02:53,842]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35016704 bytes

[2021-11-03 10:02:53,847]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-03 10:02:53,847]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:02:53,999]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	Report mapping result:
		klut_size()     :1116
		klut.num_gates():942
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :175
		LUT fanins:3	 numbers :300
		LUT fanins:4	 numbers :467
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig_output.v
	Peak memory: 9048064 bytes

[2021-11-03 10:02:54,000]mapper_test.py:226:[INFO]: area: 942 level: 7
[2021-11-03 13:42:53,015]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-03 13:42:53,016]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:42:53,016]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:42:53,159]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35086336 bytes

[2021-11-03 13:42:53,164]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-03 13:42:53,165]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:42:53,318]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	Report mapping result:
		klut_size()     :1116
		klut.num_gates():942
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :175
		LUT fanins:3	 numbers :300
		LUT fanins:4	 numbers :467
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig_output.v
	Peak memory: 9068544 bytes

[2021-11-03 13:42:53,318]mapper_test.py:226:[INFO]: area: 942 level: 7
[2021-11-03 13:49:08,914]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-03 13:49:08,914]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:08,914]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:09,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34828288 bytes

[2021-11-03 13:49:09,071]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-03 13:49:09,071]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:09,224]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	Report mapping result:
		klut_size()     :1116
		klut.num_gates():942
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :175
		LUT fanins:3	 numbers :300
		LUT fanins:4	 numbers :467
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig_output.v
	Peak memory: 9043968 bytes

[2021-11-03 13:49:09,225]mapper_test.py:226:[INFO]: area: 942 level: 7
[2021-11-04 15:56:00,362]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-04 15:56:00,363]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:00,363]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:00,559]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.03 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35082240 bytes

[2021-11-04 15:56:00,564]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-04 15:56:00,564]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:00,790]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
	Report mapping result:
		klut_size()     :807
		klut.num_gates():633
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :219
		LUT fanins:4	 numbers :315
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig_output.v
	Peak memory: 9035776 bytes

[2021-11-04 15:56:00,791]mapper_test.py:226:[INFO]: area: 633 level: 7
[2021-11-16 12:27:28,476]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-16 12:27:28,477]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:28,478]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:28,622]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35344384 bytes

[2021-11-16 12:27:28,627]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-16 12:27:28,628]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:28,717]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
Mapping time: 0.023756 secs
	Report mapping result:
		klut_size()     :807
		klut.num_gates():633
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :219
		LUT fanins:4	 numbers :315
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 7118848 bytes

[2021-11-16 12:27:28,718]mapper_test.py:228:[INFO]: area: 633 level: 7
[2021-11-16 14:16:23,894]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-16 14:16:23,894]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:23,895]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:24,040]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34971648 bytes

[2021-11-16 14:16:24,045]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-16 14:16:24,046]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:24,134]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
Mapping time: 0.023261 secs
	Report mapping result:
		klut_size()     :807
		klut.num_gates():633
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :219
		LUT fanins:4	 numbers :315
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 7122944 bytes

[2021-11-16 14:16:24,135]mapper_test.py:228:[INFO]: area: 633 level: 7
[2021-11-16 14:22:44,041]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-16 14:22:44,041]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:44,041]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:44,186]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34873344 bytes

[2021-11-16 14:22:44,191]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-16 14:22:44,191]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:44,328]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
Mapping time: 0.036774 secs
	Report mapping result:
		klut_size()     :807
		klut.num_gates():633
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :99
		LUT fanins:3	 numbers :219
		LUT fanins:4	 numbers :315
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 7262208 bytes

[2021-11-16 14:22:44,329]mapper_test.py:228:[INFO]: area: 633 level: 7
[2021-11-17 16:35:23,587]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-17 16:35:23,589]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:23,589]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:23,743]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34906112 bytes

[2021-11-17 16:35:23,749]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-17 16:35:23,749]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:23,837]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
Mapping time: 0.023143 secs
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 7122944 bytes

[2021-11-17 16:35:23,838]mapper_test.py:228:[INFO]: area: 629 level: 7
[2021-11-18 10:17:52,479]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-18 10:17:52,480]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:52,480]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:52,622]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34713600 bytes

[2021-11-18 10:17:52,627]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-18 10:17:52,628]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:52,738]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
Mapping time: 0.044234 secs
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :629
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 8499200 bytes

[2021-11-18 10:17:52,738]mapper_test.py:228:[INFO]: area: 629 level: 7
[2021-11-23 16:10:43,287]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-23 16:10:43,287]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:43,288]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:43,432]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35053568 bytes

[2021-11-23 16:10:43,438]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-23 16:10:43,438]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:43,549]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
Mapping time: 0.044386 secs
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :629
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 8695808 bytes

[2021-11-23 16:10:43,550]mapper_test.py:228:[INFO]: area: 629 level: 7
[2021-11-23 16:41:41,265]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-23 16:41:41,265]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:41,266]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:41,411]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35082240 bytes

[2021-11-23 16:41:41,416]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-23 16:41:41,416]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:41,574]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
Mapping time: 0.064541 secs
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :629
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 8298496 bytes

[2021-11-23 16:41:41,575]mapper_test.py:228:[INFO]: area: 629 level: 7
[2021-11-24 11:38:16,708]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-24 11:38:16,708]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:16,709]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:16,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35209216 bytes

[2021-11-24 11:38:16,858]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-24 11:38:16,858]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:16,924]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
Mapping time: 0.001301 secs
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 7266304 bytes

[2021-11-24 11:38:16,925]mapper_test.py:228:[INFO]: area: 629 level: 7
[2021-11-24 12:01:31,143]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-24 12:01:31,143]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:31,144]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:31,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35295232 bytes

[2021-11-24 12:01:31,291]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-24 12:01:31,291]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:31,358]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
Mapping time: 0.001271 secs
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 7131136 bytes

[2021-11-24 12:01:31,358]mapper_test.py:228:[INFO]: area: 629 level: 7
[2021-11-24 12:05:05,774]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-24 12:05:05,775]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:05,775]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:05,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35090432 bytes

[2021-11-24 12:05:05,928]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-24 12:05:05,928]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:06,020]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
Mapping time: 0.023102 secs
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 7028736 bytes

[2021-11-24 12:05:06,021]mapper_test.py:228:[INFO]: area: 629 level: 7
[2021-11-24 12:10:51,504]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-24 12:10:51,504]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:51,504]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:51,647]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 34795520 bytes

[2021-11-24 12:10:51,652]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-24 12:10:51,652]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:51,721]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
[i] total time =  0.01 secs
Mapping time: 0.00708 secs
	Report mapping result:
		klut_size()     :646
		klut.num_gates():472
		max delay       :12
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :45
		LUT fanins:3	 numbers :159
		LUT fanins:4	 numbers :268
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 10084352 bytes

[2021-11-24 12:10:51,722]mapper_test.py:228:[INFO]: area: 472 level: 12
[2021-11-24 12:57:04,267]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-24 12:57:04,267]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:04,267]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:04,414]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35368960 bytes

[2021-11-24 12:57:04,419]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-24 12:57:04,419]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:04,509]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
Mapping time: 0.023376 secs
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 7139328 bytes

[2021-11-24 12:57:04,510]mapper_test.py:228:[INFO]: area: 629 level: 7
[2021-11-24 13:05:10,444]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-24 13:05:10,444]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:05:10,444]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:05:10,584]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35004416 bytes

[2021-11-24 13:05:10,589]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-24 13:05:10,590]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:05:12,795]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
Mapping time: 0.023511 secs
Mapping time: 0.035148 secs
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 13901824 bytes

[2021-11-24 13:05:12,796]mapper_test.py:228:[INFO]: area: 629 level: 7
[2021-11-24 13:28:30,944]mapper_test.py:79:[INFO]: run case "pair_comb"
[2021-11-24 13:28:30,944]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:28:30,944]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:28:31,085]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    1259.  Ch =     0.  Total mem =    0.21 MB. Peak cut mem =    0.05 MB.
P:  Del =    7.00.  Ar =     625.0.  Edge =     2019.  Cut =     6395.  T =     0.00 sec
P:  Del =    7.00.  Ar =     529.0.  Edge =     1914.  Cut =     6297.  T =     0.00 sec
P:  Del =    7.00.  Ar =     503.0.  Edge =     1773.  Cut =     6378.  T =     0.00 sec
E:  Del =    7.00.  Ar =     498.0.  Edge =     1757.  Cut =     6378.  T =     0.00 sec
F:  Del =    7.00.  Ar =     492.0.  Edge =     1740.  Cut =     5448.  T =     0.00 sec
E:  Del =    7.00.  Ar =     490.0.  Edge =     1734.  Cut =     5448.  T =     0.00 sec
A:  Del =    7.00.  Ar =     484.0.  Edge =     1645.  Cut =     5061.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1640.  Cut =     5061.  T =     0.00 sec
A:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
E:  Del =    7.00.  Ar =     479.0.  Edge =     1638.  Cut =     5191.  T =     0.00 sec
Total time =     0.02 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      137     28.60 %
Or           =        0      0.00 %
Other        =      342     71.40 %
TOTAL        =      479    100.00 %
Level =    1.  COs =    6.     4.6 %
Level =    2.  COs =    7.     9.9 %
Level =    3.  COs =   15.    21.4 %
Level =    4.  COs =    7.    26.7 %
Level =    5.  COs =   13.    36.6 %
Level =    6.  COs =   46.    71.8 %
Level =    7.  COs =   37.   100.0 %
Peak memory: 35209216 bytes

[2021-11-24 13:28:31,090]mapper_test.py:160:[INFO]: area: 479 level: 7
[2021-11-24 13:28:31,090]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:28:33,295]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.opt.aig
Mapping time: 0.00121 secs
Mapping time: 0.002001 secs
	Report mapping result:
		klut_size()     :803
		klut.num_gates():629
		max delay       :7
		max area        :627
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :149
		LUT fanins:3	 numbers :181
		LUT fanins:4	 numbers :299
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/pair_comb/pair_comb.ifpga.v
	Peak memory: 14045184 bytes

[2021-11-24 13:28:33,295]mapper_test.py:228:[INFO]: area: 629 level: 7
