Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Mar 25 10:56:43 2024
| Host         : cseelab836 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CE869_CPU_SYS_control_sets_placed.rpt
| Design       : CE869_CPU_SYS
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           11 |
| Yes          | No                    | No                     |              12 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              11 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                    Enable Signal                   |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+----------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  cpu_instance/contorl_unit_instance/E_reg_0[0] |                                                    |                                                |                1 |              4 |         4.00 |
|  freq_div/ck                                   |                                                    | svn_sgmnt_drv_instance/state_reg_n_0_[1]       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                 |                                                    | cpu_instance/contorl_unit_instance/SR[0]       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                 | cpu_instance/contorl_unit_instance/PCLoad_reg_0[0] |                                                |                2 |              4 |         2.00 |
|  freq_div/ck                                   |                                                    |                                                |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                 | cpu_instance/contorl_unit_instance/IRLoad_reg_0[0] |                                                |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG                                 | cpu_instance/contorl_unit_instance/E[0]            | cpu_instance/contorl_unit_instance/RBE_i_1_n_0 |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG                                 |                                                    |                                                |                7 |             21 |         3.00 |
|  clk_IBUF_BUFG                                 |                                                    | freq_div/clear                                 |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                 | cpu_instance/contorl_unit_instance/WE              |                                                |                6 |             48 |         8.00 |
+------------------------------------------------+----------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


