
(footprint SIP750W50P254L1160H1014Q4 (layer F.Cu) (tedit 6839CD60)
  (descr "Relay; SSR; Gen Purp; SPST-NO; Cur-Rtg 10A; Ctrl-V 3-10DC; Vol-Rtg 0-60DC; PCB Mnt; UL")
  (fp_text reference REF** (at -2.905 -5.255 0) (layer F.SilkS)
    (effects (font (size 1.0 1.0) (thickness 0.15)))
  )
  (fp_text value SIP750W50P254L1160H1014Q4 (at 9.795 4.985 0) (layer F.Fab)
    (effects (font (size 1.0 1.0) (thickness 0.15)))
  )
  (pad 4 thru_hole circle (at -3.81 -2.55) (size 1.13 1.13) (drill 0.73) (layers *.Cu *.Mask) (solder_mask_margin 0.102))
  (pad 3 thru_hole circle (at -1.27 -2.55) (size 1.13 1.13) (drill 0.73) (layers *.Cu *.Mask) (solder_mask_margin 0.102))
  (pad 2 thru_hole circle (at 1.27 -2.55) (size 1.13 1.13) (drill 0.73) (layers *.Cu *.Mask) (solder_mask_margin 0.102))
  (pad 1 thru_hole rect (at 3.81 -2.55) (size 1.13 1.13) (drill 0.73) (layers *.Cu *.Mask) (solder_mask_margin 0.102))
  (fp_line (start -5.8 -3.75) (end 5.8 -3.75) (layer F.SilkS) (width 0.127))
  (fp_line (start 5.8 -3.75) (end 5.8 3.75) (layer F.SilkS) (width 0.127))
  (fp_line (start 5.8 3.75) (end -5.8 3.75) (layer F.SilkS) (width 0.127))
  (fp_line (start -5.8 3.75) (end -5.8 -3.75) (layer F.SilkS) (width 0.127))
  (fp_line (start -6.05 -4.0) (end 6.05 -4.0) (layer F.CrtYd) (width 0.05))
  (fp_line (start 6.05 -4.0) (end 6.05 4.0) (layer F.CrtYd) (width 0.05))
  (fp_line (start 6.05 4.0) (end -6.05 4.0) (layer F.CrtYd) (width 0.05))
  (fp_line (start -6.05 4.0) (end -6.05 -4.0) (layer F.CrtYd) (width 0.05))
  (fp_circle (center 7.0 -2.5) (end 7.2 -2.5) (layer F.SilkS) (width 0.4))
  (fp_line (start -5.8 -3.75) (end 5.8 -3.75) (layer F.Fab) (width 0.127))
  (fp_line (start 5.8 -3.75) (end 5.8 3.75) (layer F.Fab) (width 0.127))
  (fp_line (start 5.8 3.75) (end -5.8 3.75) (layer F.Fab) (width 0.127))
  (fp_line (start -5.8 3.75) (end -5.8 -3.75) (layer F.Fab) (width 0.127))
  (fp_circle (center 7.0 -2.5) (end 7.2 -2.5) (layer F.Fab) (width 0.4))
)