Explicit|||0..4||thus||0|thus|||Contingency.Cause|||||||||||1..2|-1|h||||||||6..149|0|even though data in memory cells is destroyed during the first half of the refresh operation, there are no impediments to subsequent operations|||||||||||||
Explicit|||11..17||though||0|though|||Comparison.Contrast|||||||||||0..10;100..149|0|thus, even there are no impediments to subsequent operations||||||||18..98|0|data in memory cells is destroyed during the first half of the refresh operation|||||||||||||
Explicit|||157..161||when||1|when|||Temporal.Synchrony|||||||||||151..156;212..330|1|hence the refresh command generation circuit generates refresh commands according to the state of input of external commands||||||||162..210|1|this third aspect is applied to a memory circuit|||||||||||||
